9fa9c9368d
See https://reviews.llvm.org/D47106 for details. Reviewed By: probinson Differential Revision: https://reviews.llvm.org/D47171 This commit drops that patch's changes to: llvm/test/CodeGen/NVPTX/f16x2-instructions.ll llvm/test/CodeGen/NVPTX/param-load-store.ll For some reason, the dos line endings there prevent me from commiting via the monorepo. A follow-up commit (not via the monorepo) will finish the patch. llvm-svn: 336843
90 lines
3.9 KiB
LLVM
90 lines
3.9 KiB
LLVM
; RUN: llc -march=amdgcn < %s | FileCheck -allow-deprecated-dag-overlap -check-prefix=GCN -check-prefix=SI -check-prefix=FUNC %s
|
|
; RUN: llc -march=amdgcn -mcpu=tonga < %s | FileCheck -allow-deprecated-dag-overlap -check-prefix=GCN -check-prefix=GFX8 --check-prefix=FUNC %s
|
|
; RUN: llc -march=r600 -mcpu=redwood < %s | FileCheck -allow-deprecated-dag-overlap -check-prefix=EG -check-prefix=FUNC %s
|
|
; RUN: llc -march=r600 -mcpu=cayman < %s | FileCheck -allow-deprecated-dag-overlap -check-prefix=CM -check-prefix=FUNC %s
|
|
|
|
; FUNC-LABEL: {{^}}test:
|
|
; EG: LOG_IEEE
|
|
; CM-DAG: LOG_IEEE T{{[0-9]+\.[XYZW]}} (MASKED)
|
|
; CM-DAG: LOG_IEEE T{{[0-9]+\.[XYZW]}} (MASKED)
|
|
; CM-DAG: LOG_IEEE T{{[0-9]+\.[XYZW]}} (MASKED)
|
|
; CM-DAG: LOG_IEEE T{{[0-9]+\.[XYZW]}}
|
|
; GCN: v_log_f32_e32 v{{[0-9]+}}, v{{[0-9]+}}
|
|
; GCN: v_mul_f32_e32 v{{[0-9]+}}, 0x3f317218, v{{[0-9]+}}
|
|
define void @test(float addrspace(1)* %out, float %in) {
|
|
entry:
|
|
%res = call float @llvm.log.f32(float %in)
|
|
store float %res, float addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: {{^}}testv2:
|
|
; EG: LOG_IEEE
|
|
; EG: LOG_IEEE
|
|
; FIXME: We should be able to merge these packets together on Cayman so we
|
|
; have a maximum of 4 instructions.
|
|
; CM-DAG: LOG_IEEE T{{[0-9]+\.[XYZW]}} (MASKED)
|
|
; CM-DAG: LOG_IEEE T{{[0-9]+\.[XYZW]}} (MASKED)
|
|
; CM-DAG: LOG_IEEE T{{[0-9]+\.[XYZW]}} (MASKED)
|
|
; CM-DAG: LOG_IEEE T{{[0-9]+\.[XYZW]}} (MASKED)
|
|
; CM-DAG: LOG_IEEE T{{[0-9]+\.[XYZW]}} (MASKED)
|
|
; CM-DAG: LOG_IEEE T{{[0-9]+\.[XYZW]}} (MASKED)
|
|
; CM-DAG: LOG_IEEE T{{[0-9]+\.[XYZW]}}
|
|
; CM-DAG: LOG_IEEE T{{[0-9]+\.[XYZW]}}
|
|
; GCN: v_log_f32_e32 v{{[0-9]+}}, v{{[0-9]+}}
|
|
; SI: v_mov_b32_e32 v[[R_F32_LOG_CONST:[0-9]+]], 0x3f317218
|
|
; GCN: v_log_f32_e32 v{{[0-9]+}}, v{{[0-9]+}}
|
|
; GFX8: v_mov_b32_e32 v[[R_F32_LOG_CONST:[0-9]+]], 0x3f317218
|
|
; GCN: v_mul_f32_e32 v{{[0-9]+}}, v{{[0-9]+}}, v[[R_F32_LOG_CONST]]
|
|
; GCN: v_mul_f32_e32 v{{[0-9]+}}, v{{[0-9]+}}, v[[R_F32_LOG_CONST]]
|
|
define void @testv2(<2 x float> addrspace(1)* %out, <2 x float> %in) {
|
|
entry:
|
|
%res = call <2 x float> @llvm.log.v2f32(<2 x float> %in)
|
|
store <2 x float> %res, <2 x float> addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: {{^}}testv4:
|
|
; EG: LOG_IEEE
|
|
; EG: LOG_IEEE
|
|
; EG: LOG_IEEE
|
|
; EG: LOG_IEEE
|
|
; FIXME: We should be able to merge these packets together on Cayman so we
|
|
; have a maximum of 4 instructions.
|
|
; CM-DAG: LOG_IEEE T{{[0-9]+\.[XYZW]}} (MASKED)
|
|
; CM-DAG: LOG_IEEE T{{[0-9]+\.[XYZW]}} (MASKED)
|
|
; CM-DAG: LOG_IEEE T{{[0-9]+\.[XYZW]}} (MASKED)
|
|
; CM-DAG: LOG_IEEE T{{[0-9]+\.[XYZW]}} (MASKED)
|
|
; CM-DAG: LOG_IEEE T{{[0-9]+\.[XYZW]}} (MASKED)
|
|
; CM-DAG: LOG_IEEE T{{[0-9]+\.[XYZW]}} (MASKED)
|
|
; CM-DAG: LOG_IEEE T{{[0-9]+\.[XYZW]}} (MASKED)
|
|
; CM-DAG: LOG_IEEE T{{[0-9]+\.[XYZW]}} (MASKED)
|
|
; CM-DAG: LOG_IEEE T{{[0-9]+\.[XYZW]}} (MASKED)
|
|
; CM-DAG: LOG_IEEE T{{[0-9]+\.[XYZW]}} (MASKED)
|
|
; CM-DAG: LOG_IEEE T{{[0-9]+\.[XYZW]}} (MASKED)
|
|
; CM-DAG: LOG_IEEE T{{[0-9]+\.[XYZW]}} (MASKED)
|
|
; CM-DAG: LOG_IEEE T{{[0-9]+\.[XYZW]}}
|
|
; CM-DAG: LOG_IEEE T{{[0-9]+\.[XYZW]}}
|
|
; CM-DAG: LOG_IEEE T{{[0-9]+\.[XYZW]}}
|
|
; CM-DAG: LOG_IEEE T{{[0-9]+\.[XYZW]}}
|
|
; GCN: v_log_f32_e32 v{{[0-9]+}}, v{{[0-9]+}}
|
|
; SI: v_mov_b32_e32 v[[R_F32_LOG_CONST:[0-9]+]], 0x3f317218
|
|
; GCN: v_log_f32_e32 v{{[0-9]+}}, v{{[0-9]+}}
|
|
; GCN: v_log_f32_e32 v{{[0-9]+}}, v{{[0-9]+}}
|
|
; GCN: v_log_f32_e32 v{{[0-9]+}}, v{{[0-9]+}}
|
|
; GFX8: v_mov_b32_e32 v[[R_F32_LOG_CONST:[0-9]+]], 0x3f317218
|
|
; GCN: v_mul_f32_e32 v{{[0-9]+}}, v{{[0-9]+}}, v[[R_F32_LOG_CONST]]
|
|
; GCN: v_mul_f32_e32 v{{[0-9]+}}, v{{[0-9]+}}, v[[R_F32_LOG_CONST]]
|
|
; GCN: v_mul_f32_e32 v{{[0-9]+}}, v{{[0-9]+}}, v[[R_F32_LOG_CONST]]
|
|
; GCN: v_mul_f32_e32 v{{[0-9]+}}, v{{[0-9]+}}, v[[R_F32_LOG_CONST]]
|
|
define void @testv4(<4 x float> addrspace(1)* %out, <4 x float> %in) {
|
|
entry:
|
|
%res = call <4 x float> @llvm.log.v4f32(<4 x float> %in)
|
|
store <4 x float> %res, <4 x float> addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
declare float @llvm.log.f32(float) readnone
|
|
declare <2 x float> @llvm.log.v2f32(<2 x float>) readnone
|
|
declare <4 x float> @llvm.log.v4f32(<4 x float>) readnone
|