caio/clang-p2996
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
cf9bd8ade7537bc85fa180dcd4e82ef7cb07bcbb
clang-p2996/llvm/test/CodeGen/MIR/X86
History
Fangrui Song e29e30b139 [llvm-readobj] Change -long-option to --long-option in tests. NFC 
We use both -long-option and --long-option in tests. Switch to --long-option for consistency.

In the "llvm-readelf" mode, -long-option is discouraged as it conflicts with grouped short options and it is not accepted by GNU readelf.

While updating the tests, change llvm-readobj -s to llvm-readobj -S to reduce confusion ("s" is --section-headers in llvm-readobj but --symbols in llvm-readelf).

llvm-svn: 359649
2019-05-01 05:27:20 +00:00
..
auto-successor.mir
[X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand.
2019-04-05 19:28:09 +00:00
basic-block-liveins.mir
…
basic-block-not-at-start-of-line-error.mir
[X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand.
2019-04-05 19:28:09 +00:00
block-address-operands.mir
…
branch-folder-with-label.mir
[X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand.
2019-04-05 19:28:09 +00:00
branch-probabilities.mir
[X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand.
2019-04-05 19:28:09 +00:00
callee-saved-info.mir
[X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand.
2019-04-05 19:28:09 +00:00
cfi-def-cfa-offset.mir
…
cfi-def-cfa-register.mir
…
cfi-offset.mir
…
constant-pool-item-redefinition-error.mir
…
constant-pool.mir
…
constant-value-error.mir
…
copyIRflags.mir
add IR flags to MI
2018-09-11 21:35:32 +00:00
dead-register-flag.mir
…
def-register-already-tied-error.mir
…
diexpr-win32.mir
[llvm-readobj] Change -long-option to --long-option in tests. NFC
2019-05-01 05:27:20 +00:00
duplicate-memory-operand-flag.mir
…
duplicate-register-flag-error.mir
[X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand.
2019-04-05 19:28:09 +00:00
early-clobber-register-flag.mir
…
empty0.mir
…
empty1.mir
…
empty2.mir
…
escape-function-name.ll
…
expected-align-in-memory-operand.mir
…
expected-alignment-after-align-in-memory-operand.mir
…
expected-basic-block-at-start-of-body.mir
[X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand.
2019-04-05 19:28:09 +00:00
expected-block-reference-in-blockaddress.mir
…
expected-comma-after-cfi-register.mir
…
expected-comma-after-memory-operand.mir
…
expected-different-implicit-operand.mir
[X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand.
2019-04-05 19:28:09 +00:00
expected-different-implicit-register-flag.mir
[X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand.
2019-04-05 19:28:09 +00:00
expected-function-reference-after-blockaddress.mir
…
expected-global-value-after-blockaddress.mir
…
expected-integer-after-offset-sign.mir
…
expected-integer-after-tied-def.mir
…
expected-integer-in-successor-weight.mir
[X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand.
2019-04-05 19:28:09 +00:00
expected-load-or-store-in-memory-operand.mir
…
expected-machine-operand.mir
…
expected-metadata-node-after-debug-location.mir
[DebugInfo] Add DILabel metadata and intrinsic llvm.dbg.label.
2018-05-09 02:40:45 +00:00
expected-metadata-node-after-exclaim.mir
[DebugInfo] Add DILabel metadata and intrinsic llvm.dbg.label.
2018-05-09 02:40:45 +00:00
expected-metadata-node-in-stack-object.mir
…
expected-named-register-in-allocation-hint.mir
…
expected-named-register-in-callee-saved-register.mir
[X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand.
2019-04-05 19:28:09 +00:00
expected-named-register-in-functions-livein.mir
…
expected-named-register-livein.mir
…
expected-newline-at-end-of-list.mir
[X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand.
2019-04-05 19:28:09 +00:00
expected-number-after-bb.mir
[X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand.
2019-04-05 19:28:09 +00:00
expected-offset-after-cfi-operand.mir
…
expected-pointer-value-in-memory-operand.mir
…
expected-positive-alignment-after-align.mir
…
expected-power-of-2-after-align.mir
MIR: Reject non-power-of-4 alignments in MMO parsing
2019-01-30 23:09:28 +00:00
expected-register-after-cfi-operand.mir
…
expected-register-after-flags.mir
…
expected-size-integer-after-memory-operation2.mir
Consistently use MemoryLocation::UnknownSize to indicate unknown access size
2018-08-20 20:37:57 +00:00
expected-size-integer-after-memory-operation.mir
Consistently use MemoryLocation::UnknownSize to indicate unknown access size
2018-08-20 20:37:57 +00:00
expected-stack-object.mir
…
expected-subregister-after-colon.mir
…
expected-target-flag-name.mir
…
expected-tied-def-after-lparen.mir
…
expected-value-in-memory-operand.mir
…
expected-virtual-register-in-functions-livein.mir
…
external-symbol-operands.mir
[X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand.
2019-04-05 19:28:09 +00:00
fastmath.mir
MachineInst support mapping SDNode fast math flags for support in Back End code generation
2018-05-03 00:07:56 +00:00
fixed-stack-di.mir
…
fixed-stack-memory-operands.mir
…
fixed-stack-object-redefinition-error.mir
…
fixed-stack-objects.mir
…
frame-info-save-restore-points.mir
[X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand.
2019-04-05 19:28:09 +00:00
frame-info-stack-references.mir
[X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand.
2019-04-05 19:28:09 +00:00
frame-setup-instruction-flag.mir
…
function-liveins.mir
…
generic-instr-type.mir
…
global-value-operands.mir
…
immediate-operands.mir
…
implicit-register-flag.mir
[X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand.
2019-04-05 19:28:09 +00:00
inline-asm-registers.mir
…
inline-asm.mir
…
instr-symbols-and-mcsymbol-operands.mir
[x86/MIR] Implement support for pre- and post-instruction symbols, as
2018-08-16 23:11:05 +00:00
instructions-debug-location.mir
[mir] Serialize DILocation inline when not possible to use a metadata reference
2018-12-13 14:25:27 +00:00
invalid-constant-pool-item.mir
…
invalid-debug-location.mir
MIRParser: Check that instructions only reference DILocation metadata
2018-10-01 17:50:52 +00:00
invalid-metadata-node-type.mir
…
invalid-target-flag-name.mir
…
invalid-tied-def-index-error.mir
…
jump-table-info.mir
[X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand.
2019-04-05 19:28:09 +00:00
jump-table-redefinition-error.mir
[X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand.
2019-04-05 19:28:09 +00:00
killed-register-flag.mir
[X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand.
2019-04-05 19:28:09 +00:00
large-cfi-offset-number-error.mir
…
large-immediate-operand-error.mir
…
large-index-number-error.mir
[X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand.
2019-04-05 19:28:09 +00:00
large-offset-number-error.mir
…
large-size-in-memory-operand-error.mir
…
lit.local.cfg
…
liveout-register-mask.mir
…
machine-basic-block-operands.mir
[X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand.
2019-04-05 19:28:09 +00:00
machine-instructions.mir
…
machine-verifier.mir
…
memory-operands.mir
[X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand.
2019-04-05 19:28:09 +00:00
metadata-operands.mir
[DebugInfo] Add DILabel metadata and intrinsic llvm.dbg.label.
2018-05-09 02:40:45 +00:00
missing-closing-quote.mir
…
missing-comma.mir
…
missing-implicit-operand.mir
[X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand.
2019-04-05 19:28:09 +00:00
named-registers.mir
…
newline-handling.mir
[X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand.
2019-04-05 19:28:09 +00:00
null-register-operands.mir
…
pr38773.mir
MachineOperand/MIParser: Do not print debug-use flag, infer it
2018-10-30 23:28:27 +00:00
register-mask-operands.mir
…
register-operand-class-invalid0.mir
…
register-operand-class-invalid1.mir
…
register-operand-class.mir
…
register-operands-target-flag-error.mir
…
renamable-register-flag.mir
…
roundtrip.mir
…
simple-register-allocation-hints.mir
…
spill-slot-fixed-stack-object-aliased.mir
…
spill-slot-fixed-stack-object-immutable.mir
…
spill-slot-fixed-stack-objects.mir
…
stack-object-debug-info.mir
…
stack-object-invalid-name.mir
…
stack-object-operand-name-mismatch-error.mir
…
stack-object-operands.mir
…
stack-object-redefinition-error.mir
…
stack-objects.mir
…
standalone-register-error.mir
…
subreg-on-physreg.mir
…
subregister-index-operands.mir
…
subregister-operands.mir
…
successor-basic-blocks-weights.mir
[X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand.
2019-04-05 19:28:09 +00:00
successor-basic-blocks.mir
[X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand.
2019-04-05 19:28:09 +00:00
tied-def-operand-invalid.mir
…
tied-physical-regs-match.mir
…
undef-register-flag.mir
…
undefined-fixed-stack-object.mir
…
undefined-global-value.mir
…
undefined-ir-block-in-blockaddress.mir
…
undefined-ir-block-slot-in-blockaddress.mir
…
undefined-jump-table-id.mir
[X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand.
2019-04-05 19:28:09 +00:00
undefined-named-global-value.mir
…
undefined-register-class.mir
…
undefined-stack-object.mir
…
undefined-value-in-memory-operand.mir
…
undefined-virtual-register.mir
…
unexpected-type-phys.mir
…
unknown-instruction.mir
…
unknown-machine-basic-block.mir
[X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand.
2019-04-05 19:28:09 +00:00
unknown-metadata-keyword.mir
…
unknown-metadata-node.mir
[DebugInfo] Add DILabel metadata and intrinsic llvm.dbg.label.
2018-05-09 02:40:45 +00:00
unknown-named-machine-basic-block.mir
[X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand.
2019-04-05 19:28:09 +00:00
unknown-register.mir
…
unknown-subregister-index-op.mir
…
unknown-subregister-index.mir
…
unreachable_block.ll
…
unrecognized-character.mir
…
variable-sized-stack-object-size-error.mir
…
variable-sized-stack-objects.mir
…
virtual-register-redefinition-error.mir
…
virtual-registers.mir
[X86] Merge the different Jcc instructions for each condition code into single instructions that store the condition code as an operand.
2019-04-05 19:28:09 +00:00
zero-probability.mir
Add 'REQUIRES: default_triple' to test/CodeGen/MIR/X86/zero-probability.mir
2018-11-07 23:33:55 +00:00