Files
clang-p2996/llvm/test/CodeGen/M68k/Encoding/Control/branch-pc-rel.mir
Min-Yih Hsu c23a780c30 [M68k][test](6/8) Add all of the tests
And a small utilities -- extract-section.py -- that helps extracting
specific object file section and printing in textual format. This
utility is just a workaround for tests inside `Encoding`. Hopefully in
the future we can replace dependencies in those tests with existing tools
(e.g. llvm-readobj). Please refer to this bug for more context:
https://bugs.llvm.org/show_bug.cgi?id=49245

Note that since we don't have AsmParser for now, we are testing the MC
part using MIR as input and put those tests under the `Encoding` folder.
In the future when AsmParser (and disassembler) is finished, those tests
will be moved to `test/MC/M68k`.

Authors: myhsu, m4yers, glaubitz

Differential Revision: https://reviews.llvm.org/D88392
2021-03-08 12:30:57 -08:00

32 lines
832 B
YAML

# RUN: llc %s -mtriple=m68k -start-after=prologepilog -O0 -filetype=obj \
# RUN: -code-model=small -relocation-model=pic -o - \
# RUN: | extract-section .text -h \
# RUN: | FileCheck %s
#------------------------------------------------------------------------------
# This test checks whether branches have correct offset
#------------------------------------------------------------------------------
--- # TEXT
# 0 CHECK: 6702
# 2 CHECK-SAME: 6008
# 4 CHECK-SAME: d0bc 0000 0000
# A CHECK-SAME: 4e75
# C CHECK-SAME: d0bc 0000 0001
# 12 CHECK-SAME: 4e75
name: TEXT
body: |
bb.0:
successors: %bb.2,%bb.1
Beq8 %bb.1, implicit $ccr
BRA8 %bb.2
bb.1:
$d0 = ADD32ri $d0, 0, implicit-def $ccr
RET 0, $d0
bb.2:
$d0 = ADD32ri $d0, 1, implicit-def $ccr
RET 0, $d0
...