caio/clang-p2996
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
d5cec386c14ac46ee252da29f5bd766db0adb6d0
clang-p2996/llvm/lib/Target/AMDGPU
History
Stanislav Mekhanoshin 6c9a9d9fe2 [AMDGPU] Set inst_pref_size to maximum (#126981) 
On gfx11 and gfx12 set initial instruction prefetch size to a
minimum of kernel size and maximum allowed value.

Fixes: SWDEV-513122
2025-03-03 10:40:31 -08:00
..
AsmParser
[MC] Move VariantKind info to MCAsmInfo
2025-03-02 20:36:20 -08:00
Disassembler
[AMDGPU][MC] Disassembler warning for v_cmpx instructions (#127925)
2025-02-27 09:17:18 -08:00
MCA
[TableGen] Emit OpName as an enum class instead of a namespace (#125313)
2025-02-12 08:19:30 -08:00
MCTargetDesc
[MC] Move VariantKind info to MCAsmInfo
2025-03-02 20:36:20 -08:00
TargetInfo
…
Utils
[AMDGPU] Simplify conditional expressions. NFC. (#129228)
2025-03-03 10:40:49 +00:00
AMDGPU.h
[AMDGPU][NewPM] Port AMDGPUInsertDelayAlu to NPM (#128003)
2025-02-26 09:50:09 +05:30
AMDGPU.td
[AMDGPU] Remove FeatureForceStoreSC0SC1 (#126878)
2025-02-19 10:26:09 +01:00
AMDGPUAliasAnalysis.cpp
[AMDGPU] Fix spurious NoAlias results (#122309)
2025-01-20 14:19:30 +00:00
AMDGPUAliasAnalysis.h
…
AMDGPUAlwaysInlinePass.cpp
…
AMDGPUAnnotateKernelFeatures.cpp
[AMDGPU] Remove unused includes (NFC) (#116154)
2024-11-13 21:10:03 -08:00
AMDGPUAnnotateUniformValues.cpp
[AMDGPU] Preserve all analyses if nothing changed (#117994)
2024-11-28 14:33:05 +00:00
AMDGPUArgumentUsageInfo.cpp
[AMDGPU] Remove unused includes (NFC) (#116154)
2024-11-13 21:10:03 -08:00
AMDGPUArgumentUsageInfo.h
[AMDGPU] Add backward compatibility layer for kernarg preloading (#119167)
2025-01-10 11:39:02 -08:00
AMDGPUAsanInstrumentation.cpp
[IR] Replace of PointerType::get(Type) with opaque version (NFC) (#123617)
2025-01-21 00:32:56 +09:00
AMDGPUAsanInstrumentation.h
…
AMDGPUAsmPrinter.cpp
[AMDGPU] Set inst_pref_size to maximum (#126981)
2025-03-03 10:40:31 -08:00
AMDGPUAsmPrinter.h
[AMDGPU] Move into SIProgramInfo and cache getFunctionCodeSize. NFCI. (#127111)
2025-02-17 18:22:48 -08:00
AMDGPUAtomicOptimizer.cpp
[AMDGPU] Cosmetic tweaks in AMDGPUAtomicOptimizer. NFC. (#129081)
2025-02-28 10:09:53 +00:00
AMDGPUAttributes.def
Reapply "[AMDGPU] Infer amdgpu-no-flat-scratch-init attribute in AMDGPUAttributor (#94647)" (#118907)
2024-12-09 16:44:48 -08:00
AMDGPUAttributor.cpp
AMDGPU: Fix mishandling of search for constantexpr addrspacecasts (#120346)
2024-12-20 07:37:19 +07:00
AMDGPUCallingConv.td
[NFC][AMDGPU] Use !foreach to replace explicit list of registers (#114005)
2024-10-29 10:50:06 -04:00
AMDGPUCallLowering.cpp
[AMDGPU][NFC] Remove an unneeded return value. (#126739)
2025-02-11 16:10:49 +00:00
AMDGPUCallLowering.h
…
AMDGPUCodeGenPrepare.cpp
[AMDGPU] Simplify conditional expressions. NFC. (#129228)
2025-03-03 10:40:49 +00:00
AMDGPUCombine.td
[AMDGPU] [GlobalIsel] Combine Fmul with Select into ldexp instruction. (#120104)
2025-01-06 17:42:38 +05:30
AMDGPUCombinerHelper.cpp
[NFC] Make AMDGPUCombinerHelper methods const (#121903)
2025-01-10 22:43:14 +07:00
AMDGPUCombinerHelper.h
[NFC] Make AMDGPUCombinerHelper methods const (#121903)
2025-01-10 22:43:14 +07:00
AMDGPUCtorDtorLowering.cpp
AMDGPU: Add instruction flags when lowering ctor/dtor (#111652)
2024-10-09 18:03:35 +04:00
AMDGPUCtorDtorLowering.h
…
AMDGPUExportClustering.cpp
…
AMDGPUExportClustering.h
…
AMDGPUFeatures.td
AMDGPU: Increase the LDS size to support to 160 KB for gfx950 (#116309)
2024-11-18 10:48:56 -08:00
AMDGPUFrameLowering.cpp
…
AMDGPUFrameLowering.h
…
AMDGPUGenRegisterBankInfo.def
…
AMDGPUGISel.td
AMDGPU: Add v_permlane16_swap_b32 and v_permlane32_swap_b32 for gfx950 (#117260)
2024-11-22 20:12:50 -08:00
AMDGPUGlobalISelDivergenceLowering.cpp
…
AMDGPUGlobalISelUtils.cpp
[AMDGPU][GlobalISel] Fix assert on APInt creation. (#124608)
2025-01-28 15:53:17 +01:00
AMDGPUGlobalISelUtils.h
AMDGPU/GlobalISel: AMDGPURegBankLegalize (#112864)
2025-01-24 12:12:45 +01:00
AMDGPUHSAMetadataStreamer.cpp
AMDGPU: Treat uint32_max as the default value for amdgpu-max-num-workgroups (#113751)
2024-11-05 12:50:44 -08:00
AMDGPUHSAMetadataStreamer.h
…
AMDGPUIGroupLP.cpp
[AMDGPU] Fix a warning
2025-01-11 13:06:37 -08:00
AMDGPUIGroupLP.h
…
AMDGPUImageIntrinsicOptimizer.cpp
[LLVM] Make more use of IRBuilder::CreateIntrinsic. NFC. (#112706)
2024-10-17 16:20:43 +01:00
AMDGPUInsertDelayAlu.cpp
[AMDGPU][NewPM] Port AMDGPUInsertDelayAlu to NPM (#128003)
2025-02-26 09:50:09 +05:30
AMDGPUInstCombineIntrinsic.cpp
AMDGPU: Simplify demanded vector elts of readfirstlane sources (#128646)
2025-02-28 13:01:10 +07:00
AMDGPUInstrInfo.cpp
…
AMDGPUInstrInfo.h
…
AMDGPUInstrInfo.td
[AMDGPU] Fix AMDGPUISD::TRAP description (#117453)
2024-11-24 09:25:15 +03:00
AMDGPUInstructions.td
AMDGPU: Define v_mfma_f32_{16x16x128|32x32x64}_f8f6f4 instructions (#116723)
2024-11-21 08:51:58 -08:00
AMDGPUInstructionSelector.cpp
[AMDGPU] Simplify conditional expressions. NFC. (#129228)
2025-03-03 10:40:49 +00:00
AMDGPUInstructionSelector.h
AMDGPU/GlobalISel: AMDGPURegBankLegalize (#112864)
2025-01-24 12:12:45 +01:00
AMDGPUISelDAGToDAG.cpp
AMDGPU: Make vector_shuffle legal for v2i32 with v_pk_mov_b32 (#123684)
2025-01-23 20:58:02 +07:00
AMDGPUISelDAGToDAG.h
AMDGPU: Make vector_shuffle legal for v2i32 with v_pk_mov_b32 (#123684)
2025-01-23 20:58:02 +07:00
AMDGPUISelLowering.cpp
[AMDGPU] Simplify conditional expressions. NFC. (#129228)
2025-03-03 10:40:49 +00:00
AMDGPUISelLowering.h
[SelectionDAG] Virtualize isTargetStrictFPOpcode / isTargetMemoryOpcode (#119969)
2024-12-21 05:29:51 +03:00
AMDGPULateCodeGenPrepare.cpp
[AMDGPU] Avoid repeated hash lookups (NFC) (#126401)
2025-02-08 23:17:06 -08:00
AMDGPULegalizerInfo.cpp
[AMDGPU][True16][CodeGen] uaddsat/usubsat true16 selection in gisel (#128233)
2025-02-25 17:09:34 -05:00
AMDGPULegalizerInfo.h
[AMDGPU][NFC] Remove an unneeded return value. (#126739)
2025-02-11 16:10:49 +00:00
AMDGPULibCalls.cpp
AMDGPU: Verify function type matches when matching libcalls (#119043)
2024-12-16 15:01:48 +09:00
AMDGPULibFunc.cpp
[AMDGPU] Provide default value in get intrinsic param type (#122448)
2025-01-10 15:29:42 +01:00
AMDGPULibFunc.h
AMDGPU: Verify function type matches when matching libcalls (#119043)
2024-12-16 15:01:48 +09:00
AMDGPULowerBufferFatPointers.cpp
Reapply "[AMDGPU] Handle memcpy()-like ops in LowerBufferFatPointers (#126621)" (#129078)
2025-02-27 11:26:13 -06:00
AMDGPULowerKernelArguments.cpp
[AMDGPU] Remove dead function metadata after amdgpu-lower-kernel-arguments (#126147)
2025-02-17 13:27:23 -05:00
AMDGPULowerKernelAttributes.cpp
AMDGPU: Mark grid size loads with range metadata (#113019)
2024-12-09 11:01:55 -05:00
AMDGPULowerModuleLDSPass.cpp
[AMDGPU] Fix a warning
2024-11-06 12:08:27 -08:00
AMDGPUMachineFunction.cpp
[AMDGPU] Remove unused includes (NFC) (#116154)
2024-11-13 21:10:03 -08:00
AMDGPUMachineFunction.h
Reland "[amdgpu] Add llvm.amdgcn.init.whole.wave intrinsic" (#108512)
2024-09-13 11:54:30 +02:00
AMDGPUMachineModuleInfo.cpp
[AMDGPU] Remove unused includes (NFC) (#116154)
2024-11-13 21:10:03 -08:00
AMDGPUMachineModuleInfo.h
…
AMDGPUMacroFusion.cpp
…
AMDGPUMacroFusion.h
[CodeGen] Move MISched target hooks into TargetMachine (#125700)
2025-02-05 11:41:37 +05:30
AMDGPUMarkLastScratchLoad.cpp
[CodeGen] Add Register::stackSlotIndex(). Replace uses of Register::stackSlot2Index. NFC (#125028)
2025-01-29 23:02:07 -08:00
AMDGPUMCInstLower.cpp
[AMDGPU][True16][CodeGen] reopen "FLAT_load using D16 pseudo instruction" (#127673)
2025-02-18 18:16:23 -05:00
AMDGPUMCInstLower.h
[AMDGPU][True16][CodeGen] reopen "FLAT_load using D16 pseudo instruction" (#127673)
2025-02-18 18:16:23 -05:00
AMDGPUMCResourceInfo.cpp
[AMDGPU] Change scope of resource usage info symbols (#114810)
2025-01-21 13:10:06 +00:00
AMDGPUMCResourceInfo.h
[AMDGPU] Change scope of resource usage info symbols (#114810)
2025-01-21 13:10:06 +00:00
AMDGPUMemoryUtils.cpp
[AMDGPU] iglp.opt does not clobber memory operands (#126976)
2025-02-12 14:11:02 -08:00
AMDGPUMemoryUtils.h
[AMDGPU] modify named barrier builtins and intrinsics (#114550)
2024-11-06 10:37:22 -08:00
AMDGPUMIRFormatter.cpp
[AMDGPU] Remove unused includes (NFC) (#116154)
2024-11-13 21:10:03 -08:00
AMDGPUMIRFormatter.h
…
AMDGPUOpenCLEnqueuedBlockLowering.cpp
[AMDGPU][NewPM] Port AMDGPUOpenCLEnqueuedBlockLowering to NPM (#122434)
2025-01-13 17:52:30 +05:30
AMDGPUOpenCLEnqueuedBlockLowering.h
[AMDGPU][NewPM] Port AMDGPUOpenCLEnqueuedBlockLowering to NPM (#122434)
2025-01-13 17:52:30 +05:30
AMDGPUPassRegistry.def
[AMDGPU][NewPM] Port AMDGPUInsertDelayAlu to NPM (#128003)
2025-02-26 09:50:09 +05:30
AMDGPUPerfHintAnalysis.cpp
[AMDGPU] Qualify auto. NFC. (#110878)
2024-10-03 13:07:54 +01:00
AMDGPUPerfHintAnalysis.h
…
AMDGPUPostLegalizerCombiner.cpp
[AMDGPU] [GlobalIsel] Combine Fmul with Select into ldexp instruction. (#120104)
2025-01-06 17:42:38 +05:30
AMDGPUPredicateControl.td
…
AMDGPUPreLegalizerCombiner.cpp
[NFC] Make AMDGPUCombinerHelper methods const (#121903)
2025-01-10 22:43:14 +07:00
AMDGPUPreloadKernArgProlog.cpp
[AMDGPU] Add backward compatibility layer for kernarg preloading (#119167)
2025-01-10 11:39:02 -08:00
AMDGPUPreloadKernArgProlog.h
[AMDGPU] Add backward compatibility layer for kernarg preloading (#119167)
2025-01-10 11:39:02 -08:00
AMDGPUPrintfRuntimeBinding.cpp
[IR] Replace of PointerType::get(Type) with opaque version (NFC) (#123617)
2025-01-21 00:32:56 +09:00
AMDGPUPromoteAlloca.cpp
[AMDGPU] Simplify conditional expressions. NFC. (#129228)
2025-03-03 10:40:49 +00:00
AMDGPUPromoteKernelArguments.cpp
…
AMDGPUPTNote.h
…
AMDGPURegBankCombiner.cpp
Make CombinerHelper methods const (#119529)
2024-12-20 08:29:18 +07:00
AMDGPURegBankLegalize.cpp
AMDGPU/GlobalISel: AMDGPURegBankLegalize (#112864)
2025-01-24 12:12:45 +01:00
AMDGPURegBankLegalizeHelper.cpp
AMDGPU/GlobalISel: RegBankLegalize rules for load (#112882)
2025-01-24 12:36:41 +01:00
AMDGPURegBankLegalizeHelper.h
AMDGPU/GlobalISel: RegBankLegalize rules for load (#112882)
2025-01-24 12:36:41 +01:00
AMDGPURegBankLegalizeRules.cpp
[AMDGPU] Avoid repeated hash lookups (NFC) (#129189)
2025-02-27 22:41:35 -08:00
AMDGPURegBankLegalizeRules.h
AMDGPU/GlobalISel: RegBankLegalize rules for load (#112882)
2025-01-24 12:36:41 +01:00
AMDGPURegBankSelect.cpp
AMDGPU/GlobalISel: AMDGPURegBankSelect (#112863)
2025-01-24 11:06:02 +01:00
AMDGPURegisterBankInfo.cpp
[AMDGPU] Do not allow M0 as v_readfirstlane_b32 dst (#128851)
2025-02-26 13:14:03 +01:00
AMDGPURegisterBankInfo.h
…
AMDGPURegisterBanks.td
[AMDGPU][True16][CodeGen] uaddsat/usubsat true16 selection in gisel (#128233)
2025-02-25 17:09:34 -05:00
AMDGPURemoveIncompatibleFunctions.cpp
[AMDGPU][NewPM] Port AMDGPURemoveIncompatibleFunctions to NPM (#122261)
2025-01-13 10:11:40 +05:30
AMDGPURemoveIncompatibleFunctions.h
[AMDGPU][NewPM] Port AMDGPURemoveIncompatibleFunctions to NPM (#122261)
2025-01-13 10:11:40 +05:30
AMDGPUReserveWWMRegs.cpp
[AMDGPU] Remove unused includes (NFC) (#116154)
2024-11-13 21:10:03 -08:00
AMDGPUResourceUsageAnalysis.cpp
[AMDGPU] Remove unused includes (NFC) (#116154)
2024-11-13 21:10:03 -08:00
AMDGPUResourceUsageAnalysis.h
[AMDGPU] Convert AMDGPUResourceUsageAnalysis pass from Module to MF pass (#102913)
2024-09-30 11:43:34 +01:00
AMDGPURewriteOutArguments.cpp
[AMDGPU] Avoid repeated hash lookups (NFC) (#128458)
2025-02-23 23:42:30 -08:00
AMDGPURewriteUndefForPHI.cpp
…
AMDGPUSearchableTables.td
[AMDGPU] Add llvm.amdgcn.dead intrinsic (#123190)
2025-02-20 09:25:48 +01:00
AMDGPUSelectionDAGInfo.cpp
[SelectionDAG] Virtualize isTargetStrictFPOpcode / isTargetMemoryOpcode (#119969)
2024-12-21 05:29:51 +03:00
AMDGPUSelectionDAGInfo.h
[SelectionDAG] Virtualize isTargetStrictFPOpcode / isTargetMemoryOpcode (#119969)
2024-12-21 05:29:51 +03:00
AMDGPUSetWavePriority.cpp
[AMDGPU] Remove unused includes (NFC) (#116154)
2024-11-13 21:10:03 -08:00
AMDGPUSplitModule.cpp
[AMDGPU] Fix module split's assumption on kernels
2024-12-06 22:56:31 +00:00
AMDGPUSplitModule.h
…
AMDGPUSubtarget.cpp
[AMDGPU] Occupancy w.r.t. workgroup size range is also a range (#123748)
2025-01-23 16:07:57 +01:00
AMDGPUSubtarget.h
[AMDGPU] Occupancy w.r.t. workgroup size range is also a range (#123748)
2025-01-23 16:07:57 +01:00
AMDGPUSwLowerLDS.cpp
[AMDGPU] Simplify conditional expressions. NFC. (#129228)
2025-03-03 10:40:49 +00:00
AMDGPUTargetMachine.cpp
[AMDGPU][NewPM] Port AMDGPUInsertDelayAlu to NPM (#128003)
2025-02-26 09:50:09 +05:30
AMDGPUTargetMachine.h
[AMDGPU][NewPM] Port AMDGPUInsertDelayAlu to NPM (#128003)
2025-02-26 09:50:09 +05:30
AMDGPUTargetObjectFile.cpp
…
AMDGPUTargetObjectFile.h
…
AMDGPUTargetTransformInfo.cpp
[AMDGPU] Remove special cases in TTI::getMemcpyLoop(Residual)LoweringType (#125507)
2025-02-04 08:18:24 +01:00
AMDGPUTargetTransformInfo.h
[KernelInfo] Implement new LLVM IR pass for GPU code analysis (#102944)
2025-01-29 12:40:19 -05:00
AMDGPUUnifyDivergentExitNodes.cpp
[AMDGPU] Don't unify divergent exit nodes with musttail calls (#126395)
2025-02-09 21:48:24 -05:00
AMDGPUUnifyDivergentExitNodes.h
…
AMDGPUUnifyMetadata.cpp
[AMDGPU] Qualify auto. NFC. (#110878)
2024-10-03 13:07:54 +01:00
AMDGPUWaitSGPRHazards.cpp
[AMDGPU] Avoid repeated hash lookups (NFC) (#127573)
2025-02-18 08:38:25 -08:00
AMDGPUWaitSGPRHazards.h
[AMDGPU] Rewrite GFX12 SGPR hazard handling to dedicated pass (#118750)
2025-01-30 11:21:11 +09:00
AMDKernelCodeT.h
…
BUFInstructions.td
[AMDGPU] Disallow null for more resource operands (#121941)
2025-01-08 08:02:10 +00:00
CaymanInstructions.td
…
CMakeLists.txt
[AMDGPU] Rewrite GFX12 SGPR hazard handling to dedicated pass (#118750)
2025-01-30 11:21:11 +09:00
DSDIRInstructions.td
[AMDGPU] New GFX12 aliases lds_direct_load and lds_param_load (#119205)
2024-12-09 14:15:56 +00:00
DSInstructions.td
[AMDGPU] Replace gfx940 and gfx941 with gfx942 in llvm (#126763)
2025-02-19 10:20:48 +01:00
EvergreenInstructions.td
…
EXPInstructions.td
…
FLATInstructions.td
[AMDGPU][True16][CodeGen] flat/global/scratch load/store pseudo for true16 (#127945)
2025-02-21 17:06:48 -05:00
GCNCreateVOPD.cpp
[AMDGPU] Remove unused includes (NFC) (#116154)
2024-11-13 21:10:03 -08:00
GCNDPPCombine.cpp
[TableGen] Emit OpName as an enum class instead of a namespace (#125313)
2025-02-12 08:19:30 -08:00
GCNDPPCombine.h
[CodeGen][NewPM] Make MFProperties methods const NFC (#113304)
2024-10-25 00:24:44 +05:30
GCNHazardRecognizer.cpp
[AMDGPU][NFC] Move isXDL and isDGEMM to SIInstrInfo. (#129103)
2025-02-28 03:14:51 +01:00
GCNHazardRecognizer.h
[AMDGPU] Rewrite GFX12 SGPR hazard handling to dedicated pass (#118750)
2025-01-30 11:21:11 +09:00
GCNILPSched.cpp
[AMDGPU] Qualify auto. NFC. (#110878)
2024-10-03 13:07:54 +01:00
GCNIterativeScheduler.cpp
[AMDGPU] Optionally Use GCNRPTrackers during scheduling (#93090)
2024-10-09 09:54:11 -07:00
GCNIterativeScheduler.h
…
GCNMinRegStrategy.cpp
[AMDGPU] Qualify auto. NFC. (#110878)
2024-10-03 13:07:54 +01:00
GCNNSAReassign.cpp
[AMDGPU][NewPM] Port GCNNSAReassign pass to new pass manager (#125034)
2025-02-18 11:13:31 +05:30
GCNNSAReassign.h
[AMDGPU][NewPM] Port GCNNSAReassign pass to new pass manager (#125034)
2025-02-18 11:13:31 +05:30
GCNPreRALongBranchReg.cpp
[CodeGen][NewPM] Port GCNPreRALongBranchReg to NPM. (#125844)
2025-02-05 18:46:27 +05:30
GCNPreRALongBranchReg.h
[CodeGen][NewPM] Port GCNPreRALongBranchReg to NPM. (#125844)
2025-02-05 18:46:27 +05:30
GCNPreRAOptimizations.cpp
[AMDGPU][NewPM] Port "GCNPreRAOptimizations" pass to NPM (#126040)
2025-02-11 11:09:38 +05:30
GCNPreRAOptimizations.h
[AMDGPU][NewPM] Port "GCNPreRAOptimizations" pass to NPM (#126040)
2025-02-11 11:09:38 +05:30
GCNProcessors.td
[AMDGPU] Replace gfx940 and gfx941 with gfx942 in llvm (#126763)
2025-02-19 10:20:48 +01:00
GCNRegPressure.cpp
[CodeGen] Rename RegisterMaskPair to VRegMaskOrUnit. NFC (#123799)
2025-01-22 09:11:22 -08:00
GCNRegPressure.h
[CodeGen] Rename RegisterMaskPair to VRegMaskOrUnit. NFC (#123799)
2025-01-22 09:11:22 -08:00
GCNRewritePartialRegUses.cpp
[AMDGPU][NewPM] Port "GCNRewritePartialRegUses" pass to NPM (#126024)
2025-02-12 11:21:40 +05:30
GCNRewritePartialRegUses.h
[AMDGPU][NewPM] Port "GCNRewritePartialRegUses" pass to NPM (#126024)
2025-02-12 11:21:40 +05:30
GCNSchedStrategy.cpp
[AMDGPU] Allow rematerialization of instructions with virtual register uses (#124327)
2025-02-06 10:16:28 -08:00
GCNSchedStrategy.h
[AMDGPU] - Fix non-deterministic compile issue (#126271)
2025-02-10 07:58:02 +00:00
GCNSubtarget.cpp
AMDGPU: Avoid double attribute lookup for register count attributes (#127782)
2025-02-19 19:14:18 +07:00
GCNSubtarget.h
Revert "AMDGPU: Don't canonicalize fminnum/fmaxnum if targets support IEEE fminimum(maximum)_num (#127711)"
2025-02-20 10:19:14 +07:00
GCNVOPDUtils.cpp
…
GCNVOPDUtils.h
…
InstCombineTables.td
[TableGen] Eliminate static CodeGenIntrinsicMap in PatternParser (#107339)
2024-09-07 15:11:34 -07:00
MIMGInstructions.td
[AMDGPU] Disallow null for more resource operands (#121941)
2025-01-08 08:02:10 +00:00
R600.h
…
R600.td
…
R600AsmPrinter.cpp
…
R600AsmPrinter.h
…
R600ClauseMergePass.cpp
…
R600ControlFlowFinalizer.cpp
…
R600Defines.h
…
R600EmitClauseMarkers.cpp
[AMDGPU] Use range-based for loops (NFC) (#106184)
2024-08-27 06:46:01 -07:00
R600ExpandSpecialInstrs.cpp
[TableGen] Emit OpName as an enum class instead of a namespace (#125313)
2025-02-12 08:19:30 -08:00
R600FrameLowering.cpp
…
R600FrameLowering.h
[llvm] Consistently respect naked fn attribute in TargetFrameLowering::hasFP() (#106014)
2024-10-18 09:35:42 +04:00
R600InstrFormats.td
…
R600InstrInfo.cpp
[CodeGen] Change copyPhysReg interface to use Register instead of MCRegister. (#128473)
2025-02-24 09:55:34 -08:00
R600InstrInfo.h
[CodeGen] Change copyPhysReg interface to use Register instead of MCRegister. (#128473)
2025-02-24 09:55:34 -08:00
R600InstrInfo.td
…
R600Instructions.td
…
R600ISelDAGToDAG.cpp
…
R600ISelLowering.cpp
[IR] Replace of PointerType::get(Type) with opaque version (NFC) (#123617)
2025-01-21 00:32:56 +09:00
R600ISelLowering.h
…
R600MachineCFGStructurizer.cpp
…
R600MachineFunctionInfo.cpp
…
R600MachineFunctionInfo.h
…
R600MachineScheduler.cpp
[AMDGPU] Use range-based for loops (NFC) (#106184)
2024-08-27 06:46:01 -07:00
R600MachineScheduler.h
…
R600MCInstLower.cpp
…
R600OpenCLImageTypeLoweringPass.cpp
[AMDGPU] Qualify auto. NFC. (#110878)
2024-10-03 13:07:54 +01:00
R600OptimizeVectorRegisters.cpp
[AMDGPU] Avoid repeated hash lookups (NFC) (#127445)
2025-02-16 23:24:15 -08:00
R600Packetizer.cpp
[TableGen] Emit OpName as an enum class instead of a namespace (#125313)
2025-02-12 08:19:30 -08:00
R600Processors.td
[AMDGPU] Rename LocalMemorySize features to AddressableLocalMemorySize (#110242)
2024-09-30 10:29:31 +01:00
R600RegisterInfo.cpp
…
R600RegisterInfo.h
…
R600RegisterInfo.td
…
R600Schedule.td
…
R600Subtarget.cpp
[SelectionDAG] Add empty implementation of SelectionDAGInfo to some targets (#119968)
2024-12-16 15:13:46 +03:00
R600Subtarget.h
[SelectionDAG] Add empty implementation of SelectionDAGInfo to some targets (#119968)
2024-12-16 15:13:46 +03:00
R600TargetMachine.cpp
[CodeGen] Move MISched target hooks into TargetMachine (#125700)
2025-02-05 11:41:37 +05:30
R600TargetMachine.h
[CodeGen] Move MISched target hooks into TargetMachine (#125700)
2025-02-05 11:41:37 +05:30
R600TargetTransformInfo.cpp
…
R600TargetTransformInfo.h
…
R700Instructions.td
…
SIAnnotateControlFlow.cpp
[NFC][DebugInfo] Make some block-start-position methods return iterators (#124287)
2025-01-27 16:27:54 +00:00
SIDefines.h
[AMDGPU] Replace gfx940 and gfx941 with gfx942 in llvm (#126763)
2025-02-19 10:20:48 +01:00
SIFixSGPRCopies.cpp
AMDGPU: Fix si-fix-sgpr-copies asserting on VReg_1 phi (#128903)
2025-02-27 06:49:47 +07:00
SIFixSGPRCopies.h
…
SIFixVGPRCopies.cpp
[AMDGPU][NewPM] Port SIFixVGPRCopies to NPM (#123592)
2025-01-21 15:27:46 +05:30
SIFixVGPRCopies.h
[AMDGPU][NewPM] Port SIFixVGPRCopies to NPM (#123592)
2025-01-21 15:27:46 +05:30
SIFoldOperands.cpp
AMDGPU: Stop introducing v_accvgpr_write_b32 for reg-to-reg copy (#129059)
2025-03-03 16:22:47 +07:00
SIFoldOperands.h
AMDGPU: Implement getRequiredProperties for SIFoldOperands (#127522)
2025-02-18 08:22:45 +07:00
SIFormMemoryClauses.cpp
[AMDGPU][NewPM] Port "SIFormMemoryClauses" to NPM (#127181)
2025-02-17 11:07:17 +05:30
SIFormMemoryClauses.h
[AMDGPU][NewPM] Port "SIFormMemoryClauses" to NPM (#127181)
2025-02-17 11:07:17 +05:30
SIFrameLowering.cpp
[AMDGPU] Do not allow M0 as v_readfirstlane_b32 dst (#128851)
2025-02-26 13:14:03 +01:00
SIFrameLowering.h
[llvm] Consistently respect naked fn attribute in TargetFrameLowering::hasFP() (#106014)
2024-10-18 09:35:42 +04:00
SIInsertHardClauses.cpp
…
SIInsertWaitcnts.cpp
[TableGen] Emit OpName as an enum class instead of a namespace (#125313)
2025-02-12 08:19:30 -08:00
SIInstrFormats.td
AMDGPU: Define v_mfma_f32_{16x16x128|32x32x64}_f8f6f4 instructions (#116723)
2024-11-21 08:51:58 -08:00
SIInstrInfo.cpp
[AMDGPU][NFC] Move isXDL and isDGEMM to SIInstrInfo. (#129103)
2025-02-28 03:14:51 +01:00
SIInstrInfo.h
[AMDGPU][NFC] Move isXDL and isDGEMM to SIInstrInfo. (#129103)
2025-02-28 03:14:51 +01:00
SIInstrInfo.td
AMDGPU: Restrict src0 to VGPRs only for certain cvt scale opcodes. (#127464)
2025-02-21 07:27:25 +05:30
SIInstructions.td
[AMDGPU][True16][MC] true16 for v_alignbit_b32 (#119409)
2025-02-27 11:00:01 -05:00
SIISelLowering.cpp
[AMDGPU] Simplify conditional expressions. NFC. (#129228)
2025-03-03 10:40:49 +00:00
SIISelLowering.h
[SelectionDAG] Use Register and MCRegister. NFC
2025-03-02 22:33:25 -08:00
SILateBranchLowering.cpp
Reapply "[DomTreeUpdater] Move critical edge splitting code to updater" (#119547)
2024-12-13 11:43:09 +08:00
SILoadStoreOptimizer.cpp
[TableGen] Emit OpName as an enum class instead of a namespace (#125313)
2025-02-12 08:19:30 -08:00
SILoadStoreOptimizer.h
[CodeGen][NewPM] Make MFProperties methods const NFC (#113304)
2024-10-25 00:24:44 +05:30
SILowerControlFlow.cpp
[AMDGPU][NewPM] Port SILowerControlFlow pass into NPM. (#123045)
2025-01-16 11:06:38 +05:30
SILowerControlFlow.h
[AMDGPU][NewPM] Port SILowerControlFlow pass into NPM. (#123045)
2025-01-16 11:06:38 +05:30
SILowerI1Copies.cpp
Reapply "[DomTreeUpdater] Move critical edge splitting code to updater" (#119547)
2024-12-13 11:43:09 +08:00
SILowerI1Copies.h
…
SILowerSGPRSpills.cpp
AMDGPU: Delete spills of undef values (#119684)
2024-12-17 13:08:38 +07:00
SILowerSGPRSpills.h
[CodeGen][NewPM] Make MFProperties methods const NFC (#113304)
2024-10-25 00:24:44 +05:30
SILowerWWMCopies.cpp
[AMDGPU][NewPM] Port SILowerWWMCopies to NPM (#123695)
2025-01-22 14:54:01 +05:30
SILowerWWMCopies.h
[AMDGPU][NewPM] Port SILowerWWMCopies to NPM (#123695)
2025-01-22 14:54:01 +05:30
SIMachineFunctionInfo.cpp
AMDGPU: Respect amdgpu-no-agpr in functions and with calls (#128147)
2025-02-23 09:00:37 +07:00
SIMachineFunctionInfo.h
AMDGPU: Respect amdgpu-no-agpr in functions and with calls (#128147)
2025-02-23 09:00:37 +07:00
SIMachineScheduler.cpp
[AMDGPU] Replace unsigned with Register in SIMachineScheduler. NFC
2025-01-26 00:26:00 -08:00
SIMachineScheduler.h
[AMDGPU] Replace unsigned with Register in SIMachineScheduler. NFC
2025-01-26 00:26:00 -08:00
SIMemoryLegalizer.cpp
[AMDGPU] Remove FeatureForceStoreSC0SC1 (#126878)
2025-02-19 10:26:09 +01:00
SIModeRegister.cpp
[AMDGPU][True16][CodeGen] true16 codegen pat for fptrunc_round (#124044)
2025-01-30 18:31:52 -05:00
SIModeRegisterDefaults.cpp
…
SIModeRegisterDefaults.h
…
SIOptimizeExecMasking.cpp
[AMDGPU][True16][CodeGen] True16 Add OpSel when optimizing exec mask (#128928)
2025-02-28 09:41:05 -05:00
SIOptimizeExecMasking.h
[AMDGPU][NewPM] Port SIOptimizeExecMasking to NPM (#123572)
2025-01-20 16:34:01 +05:30
SIOptimizeExecMaskingPreRA.cpp
[AMDGPU][NewPM] Port SIOptimizeExecMaskingPreRA to NPM (#125351)
2025-02-20 17:35:56 +05:30
SIOptimizeExecMaskingPreRA.h
[AMDGPU][NewPM] Port SIOptimizeExecMaskingPreRA to NPM (#125351)
2025-02-20 17:35:56 +05:30
SIOptimizeVGPRLiveRange.cpp
[AMDGPU][SIOptimizeVGPRLiveRange] Add setpreservesCFG in the legacy pass flow. (#118256)
2024-12-02 23:16:03 +05:30
SIOptimizeVGPRLiveRange.h
[AMDGPU][NewPM] Port SIOptimizeVGPRLiveRange pass to NPM. (#117686)
2024-11-29 09:11:24 +05:30
SIPeepholeSDWA.cpp
[AMDGPU] Account for existing SDWA selections (#123221)
2025-03-03 17:07:28 +01:00
SIPeepholeSDWA.h
[AMDGPU][NewPM] Port SIPeepholeSDWA pass to NPM (#107049)
2024-09-11 14:30:16 +04:00
SIPostRABundler.cpp
[AMDGPU][NewPM] Port SIPostRABundler to NPM (#123717)
2025-02-21 16:05:58 +05:30
SIPostRABundler.h
[AMDGPU][NewPM] Port SIPostRABundler to NPM (#123717)
2025-02-21 16:05:58 +05:30
SIPreAllocateWWMRegs.cpp
[AMDGPU] Remove unused includes (NFC) (#116154)
2024-11-13 21:10:03 -08:00
SIPreAllocateWWMRegs.h
[NewPM][AMDGPU] Port SIPreAllocateWWMRegs to NPM (#109939)
2024-10-22 15:37:08 +05:30
SIPreEmitPeephole.cpp
[AMDGPU][SIPreEmitPeephole] Fix mustRetainExeczBranch (#120121)
2024-12-17 11:47:38 +01:00
SIProgramInfo.cpp
[AMDGPU] Set inst_pref_size to maximum (#126981)
2025-03-03 10:40:31 -08:00
SIProgramInfo.h
[AMDGPU] Set inst_pref_size to maximum (#126981)
2025-03-03 10:40:31 -08:00
SIRegisterInfo.cpp
[AMDGPU] Simplify conditional expressions. NFC. (#129228)
2025-03-03 10:40:49 +00:00
SIRegisterInfo.h
[AMDGPU][True16][CodeGen] uaddsat/usubsat true16 selection in gisel (#128233)
2025-02-25 17:09:34 -05:00
SIRegisterInfo.td
AMDGPU: Use range to implement getSubRegs (#126861)
2025-02-12 14:05:42 +07:00
SISchedule.td
[AMDGPU] Replace gfx940 and gfx941 with gfx942 in llvm (#126763)
2025-02-19 10:20:48 +01:00
SIShrinkInstructions.cpp
[AMDGPU][True16][CodeGen] true16 codegen pattern for fma (#127240)
2025-02-19 11:37:24 -05:00
SIShrinkInstructions.h
[AMDGPU][NewPM] Port SIShrinkInstructions to new pass manager. (#106967)
2024-09-03 10:52:50 +05:30
SIWholeQuadMode.cpp
[AMDGPU] Avoid repeated hash lookups (NFC) (#128298)
2025-02-22 02:09:48 -08:00
SIWholeQuadMode.h
[CodeGen][NewPM] Port SIWholeQuadMode to NPM. (#125833)
2025-02-05 18:44:57 +05:30
SMInstructions.td
[AMDGPU] Disallow null for more resource operands (#121941)
2025-01-08 08:02:10 +00:00
SOPInstructions.td
[AMDGPU] Remove s_wakeup_barrier instruction (#122277)
2025-01-10 11:30:22 +01:00
VIInstrFormats.td
…
VINTERPInstructions.td
[AMDGPU][True16][CodeGen] support for true16 for vinterp 16bit instructions (#116702)
2024-12-09 11:52:05 -05:00
VOP1Instructions.td
[AMDGPU] Do not allow M0 as v_readfirstlane_b32 dst (#128851)
2025-02-26 13:14:03 +01:00
VOP2Instructions.td
[AMDGPU] Do not allow M0 as v_readlane_b32 dst (#128867)
2025-02-26 14:13:39 +01:00
VOP3Instructions.td
[AMDGPU][True16][MC] true16 for v_alignbit_b32 (#119409)
2025-02-27 11:00:01 -05:00
VOP3PInstructions.td
AMDGPU: Sort an instruction definition by opcode (#129350)
2025-03-01 11:10:36 +07:00
VOPCInstructions.td
[AMDGPU][True16][MC] Generate op_sel operands for VOPC instructions (#125561)
2025-02-05 10:40:34 -05:00
VOPDInstructions.td
[AMDGPU] Add GFX12 assembler/disassembler support for v_dual_dot2acc_* (#119211)
2024-12-09 15:12:08 +00:00
VOPInstructions.td
[AMDGPU][True16][CodeGen] true16 codegen for icmp and is_fpclass (#124757)
2025-01-30 12:18:00 -05:00