This patch was split from D122918 . Co-Author: @StephenFan @liaolucy @realqhc Reviewed By: craig.topper Differential Revision: https://reviews.llvm.org/D149743
69 lines
2.5 KiB
LLVM
69 lines
2.5 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc -mtriple=riscv32 -mattr=+d -verify-machineinstrs < %s \
|
|
; RUN: -target-abi=ilp32d | FileCheck %s
|
|
; RUN: llc -mtriple=riscv64 -mattr=+d -verify-machineinstrs < %s \
|
|
; RUN: -target-abi=lp64d | FileCheck %s
|
|
; RUN: llc -mtriple=riscv32 -mattr=+zdinx -verify-machineinstrs < %s \
|
|
; RUN: -target-abi=ilp32 | FileCheck --check-prefix=CHECKRV32ZDINX %s
|
|
; RUN: llc -mtriple=riscv64 -mattr=+zdinx -verify-machineinstrs < %s \
|
|
; RUN: -target-abi=lp64 | FileCheck --check-prefix=CHECKRV64ZDINX %s
|
|
|
|
define double @double_imm() nounwind {
|
|
; CHECK-LABEL: double_imm:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: lui a0, %hi(.LCPI0_0)
|
|
; CHECK-NEXT: fld fa0, %lo(.LCPI0_0)(a0)
|
|
; CHECK-NEXT: ret
|
|
;
|
|
; CHECKRV32ZDINX-LABEL: double_imm:
|
|
; CHECKRV32ZDINX: # %bb.0:
|
|
; CHECKRV32ZDINX-NEXT: lui a0, 345155
|
|
; CHECKRV32ZDINX-NEXT: addi a0, a0, -744
|
|
; CHECKRV32ZDINX-NEXT: lui a1, 262290
|
|
; CHECKRV32ZDINX-NEXT: addi a1, a1, 507
|
|
; CHECKRV32ZDINX-NEXT: ret
|
|
;
|
|
; CHECKRV64ZDINX-LABEL: double_imm:
|
|
; CHECKRV64ZDINX: # %bb.0:
|
|
; CHECKRV64ZDINX-NEXT: lui a0, %hi(.LCPI0_0)
|
|
; CHECKRV64ZDINX-NEXT: ld a0, %lo(.LCPI0_0)(a0)
|
|
; CHECKRV64ZDINX-NEXT: ret
|
|
ret double 3.1415926535897931159979634685441851615905761718750
|
|
}
|
|
|
|
define double @double_imm_op(double %a) nounwind {
|
|
; CHECK-LABEL: double_imm_op:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: lui a0, %hi(.LCPI1_0)
|
|
; CHECK-NEXT: fld fa5, %lo(.LCPI1_0)(a0)
|
|
; CHECK-NEXT: fadd.d fa0, fa0, fa5
|
|
; CHECK-NEXT: ret
|
|
;
|
|
; CHECKRV32ZDINX-LABEL: double_imm_op:
|
|
; CHECKRV32ZDINX: # %bb.0:
|
|
; CHECKRV32ZDINX-NEXT: addi sp, sp, -16
|
|
; CHECKRV32ZDINX-NEXT: sw a0, 8(sp)
|
|
; CHECKRV32ZDINX-NEXT: sw a1, 12(sp)
|
|
; CHECKRV32ZDINX-NEXT: lw a0, 8(sp)
|
|
; CHECKRV32ZDINX-NEXT: lw a1, 12(sp)
|
|
; CHECKRV32ZDINX-NEXT: lui a2, %hi(.LCPI1_0)
|
|
; CHECKRV32ZDINX-NEXT: lw a3, %lo(.LCPI1_0+4)(a2)
|
|
; CHECKRV32ZDINX-NEXT: lw a2, %lo(.LCPI1_0)(a2)
|
|
; CHECKRV32ZDINX-NEXT: fadd.d a0, a0, a2
|
|
; CHECKRV32ZDINX-NEXT: sw a0, 8(sp)
|
|
; CHECKRV32ZDINX-NEXT: sw a1, 12(sp)
|
|
; CHECKRV32ZDINX-NEXT: lw a0, 8(sp)
|
|
; CHECKRV32ZDINX-NEXT: lw a1, 12(sp)
|
|
; CHECKRV32ZDINX-NEXT: addi sp, sp, 16
|
|
; CHECKRV32ZDINX-NEXT: ret
|
|
;
|
|
; CHECKRV64ZDINX-LABEL: double_imm_op:
|
|
; CHECKRV64ZDINX: # %bb.0:
|
|
; CHECKRV64ZDINX-NEXT: lui a1, %hi(.LCPI1_0)
|
|
; CHECKRV64ZDINX-NEXT: ld a1, %lo(.LCPI1_0)(a1)
|
|
; CHECKRV64ZDINX-NEXT: fadd.d a0, a0, a1
|
|
; CHECKRV64ZDINX-NEXT: ret
|
|
%1 = fadd double %a, 1.0
|
|
ret double %1
|
|
}
|