caio/clang-p2996
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
dad55c22182e267c5baaeec9754039081b052dba
clang-p2996/llvm/lib/Target/RISCV
History
Craig Topper f9d7f77267 [RISCV] Have customLegalizeToWOp truncate to the original type instead of i32 now that we use it for i8/i16 as well. 
239cfbccb0 add support for legalizing
i8/i16 UDIV/UREM/SDIV to use *W instructions. So we need to truncate
to i8/i16 if we're legalizing one of those.
2021-01-26 10:50:03 -08:00
..
AsmParser
[RISCV] Update V extension to v1.0-draft 08a0b464.
2021-01-26 12:02:43 +08:00
Disassembler
[RISCV] Merge Utils library into MCTargetDesc
2021-01-14 11:47:30 -08:00
MCTargetDesc
[RISCV] Update V extension to v1.0-draft 08a0b464.
2021-01-26 12:02:43 +08:00
TargetInfo
…
CMakeLists.txt
[RISCV] Merge Utils library into MCTargetDesc
2021-01-14 11:47:30 -08:00
RISCV.h
[RISCV] Merge Utils library into MCTargetDesc
2021-01-14 11:47:30 -08:00
RISCV.td
[RISCV] Fix name of Zba extension (NFC)
2021-01-24 21:02:34 +00:00
RISCVAsmPrinter.cpp
…
RISCVCallingConv.td
…
RISCVCallLowering.cpp
[GlobalISel] Base implementation for sret demotion.
2021-01-06 10:30:50 +05:30
RISCVCallLowering.h
[GlobalISel] Base implementation for sret demotion.
2021-01-06 10:30:50 +05:30
RISCVCleanupVSETVLI.cpp
…
RISCVExpandAtomicPseudoInsts.cpp
…
RISCVExpandPseudoInsts.cpp
[RISCV] Define vmclr.m/vmset.m intrinsics.
2020-12-28 18:57:17 -08:00
RISCVFrameLowering.cpp
[RISCV] Do not grow the stack a second time when we need to realign the stack
2021-01-09 16:51:09 +00:00
RISCVFrameLowering.h
…
RISCVInstrFormats.td
[RISCV] Update V instructions constraints to conform to v1.0
2021-01-22 01:15:55 +08:00
RISCVInstrFormatsC.td
…
RISCVInstrFormatsV.td
[RISCV] New vector load/store in V extension v1.0
2021-01-22 07:30:09 +08:00
RISCVInstrInfo.cpp
[RISCV] Merge Utils library into MCTargetDesc
2021-01-14 11:47:30 -08:00
RISCVInstrInfo.h
…
RISCVInstrInfo.td
[RISCV] Add isel patterns to optimize slli.uw patterns without Zba extension.
2021-01-25 16:12:08 -08:00
RISCVInstrInfoA.td
…
RISCVInstrInfoB.td
[RISCV] Add isel patterns to optimize slli.uw patterns without Zba extension.
2021-01-25 16:12:08 -08:00
RISCVInstrInfoC.td
[RISCV] Add way to mark CompressPats that should only be used for compressing.
2021-01-20 09:20:15 -08:00
RISCVInstrInfoD.td
…
RISCVInstrInfoF.td
…
RISCVInstrInfoM.td
…
RISCVInstrInfoV.td
[RISCV] New vector load/store in V extension v1.0
2021-01-22 07:30:09 +08:00
RISCVInstrInfoVPseudos.td
[RISCV] Adjust RISCVInstrInfoVSDPatterns.td for different pseudo instructions for different FPR.
2021-01-26 01:00:50 -08:00
RISCVInstrInfoVSDPatterns.td
[RISCV] Adjust RISCVInstrInfoVSDPatterns.td for different pseudo instructions for different FPR.
2021-01-26 01:00:50 -08:00
RISCVInstrInfoZfh.td
…
RISCVInstructionSelector.cpp
…
RISCVISelDAGToDAG.cpp
[RISCV] Implement vlsegff intrinsics.
2021-01-26 12:02:43 +08:00
RISCVISelDAGToDAG.h
[RISCV] Implement vlsegff intrinsics.
2021-01-26 12:02:43 +08:00
RISCVISelLowering.cpp
[RISCV] Have customLegalizeToWOp truncate to the original type instead of i32 now that we use it for i8/i16 as well.
2021-01-26 10:50:03 -08:00
RISCVISelLowering.h
[RISCV] Implement vlsegff intrinsics.
2021-01-26 12:02:43 +08:00
RISCVLegalizerInfo.cpp
…
RISCVLegalizerInfo.h
…
RISCVMachineFunctionInfo.h
…
RISCVMCInstLower.cpp
[RISCV] Define different pseudo instructions for different FPR.
2021-01-26 15:48:35 +08:00
RISCVMergeBaseOffset.cpp
…
RISCVRegisterBankInfo.cpp
…
RISCVRegisterBankInfo.h
…
RISCVRegisterBanks.td
…
RISCVRegisterInfo.cpp
[RISCV] Define the remaining vector fixed-point arithmetic intrinsics.
2020-12-20 22:57:07 -08:00
RISCVRegisterInfo.h
…
RISCVRegisterInfo.td
[RISCV] Correct DWARF number for vector registers.
2021-01-22 11:33:42 +08:00
RISCVSchedRocket.td
…
RISCVSchedSiFive7.td
…
RISCVSchedule.td
…
RISCVSubtarget.cpp
…
RISCVSubtarget.h
[RISCV] Add Zba feature and move add.uw and slli.uw to it.
2021-01-22 12:49:10 -08:00
RISCVSystemOperands.td
…
RISCVTargetMachine.cpp
[RISCV] Merge Utils library into MCTargetDesc
2021-01-14 11:47:30 -08:00
RISCVTargetMachine.h
[RISCV] Address clang-tidy warnings in RISCVTargetMachine. NFC.
2020-12-18 21:50:55 +00:00
RISCVTargetObjectFile.cpp
…
RISCVTargetObjectFile.h
…
RISCVTargetTransformInfo.cpp
[RISCV] Merge Utils library into MCTargetDesc
2021-01-14 11:47:30 -08:00
RISCVTargetTransformInfo.h
…