Logo
Explore Help
Register Sign In
caio/clang-p2996
1
0
Fork 0
You've already forked clang-p2996
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
dbbdda4d23c514b7a1f1817d246d58fba0cad783
clang-p2996/llvm/test/Transforms/LoopStrengthReduce/X86
History
Eli Friedman 5fba1e53f2 Turn on -addr-sink-using-gep by default.
The new codepath has been in the tree for years, and there isn't any
reason to use two codepaths here.

Differential Revision: https://reviews.llvm.org/D30596

llvm-svn: 299723
2017-04-06 22:42:18 +00:00
..
2008-08-14-ShadowIV.ll
…
2009-11-10-LSRCrash.ll
…
2011-07-20-DoubleIV.ll
…
2011-11-29-postincphi.ll
…
2011-12-04-loserreg.ll
…
2012-01-13-phielim.ll
…
canonical.ll
[LSR] Canonicalize formula and put recursive Reg related with current loop in ScaledReg.
2017-02-22 21:47:08 +00:00
incorrect-offset-scaling.ll
This test apparently requires an x86 target and is failing on numerous
2017-01-23 08:33:29 +00:00
ivchain-stress-X86.ll
…
ivchain-X86.ll
Turn on -addr-sink-using-gep by default.
2017-04-06 22:42:18 +00:00
lit.local.cfg
…
lsr-insns-1.ll
The patch fixes r294821
2017-02-11 05:39:00 +00:00
lsr-insns-2.ll
The patch fixes r294821
2017-02-11 05:39:00 +00:00
nested-loop.ll
[LSR] Recommit: Allow formula containing Reg for SCEVAddRecExpr related with outerloop.
2017-02-11 00:50:23 +00:00
no_superflous_induction_vars.ll
…
pr17473.ll
…
pr28719.ll
…
sibling-loops.ll
[LSR] Prevent formula with SCEVAddRecExpr type of Reg from Sibling loops
2017-02-16 21:27:31 +00:00
Powered by Gitea Version: 1.25.1 Page: 1042ms Template: 7ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API