Martin Storsjö a2e5932e8b Revert "[SLP] Make getSameOpcode support interchangeable instructions. (#132887)" ...

This reverts commit 6e66cfeeae.

This change causes crashes on compiling some inputs, see
https://github.com/llvm/llvm-project/pull/127450#issuecomment-2752833710
and
https://github.com/llvm/llvm-project/pull/127450#issuecomment-2753375326
for details.

2025-03-26 10:24:25 +02:00

..

32-bit.ll

…

64-bit-vector.ll

…

accelerate-vector-functions-inseltpoison.ll

[SLP]Gather scalarized calls

2025-02-04 19:09:57 -05:00

accelerate-vector-functions.ll

[SLP]Gather scalarized calls

2025-02-04 19:09:57 -05:00

alternate-vectorization-split-node.ll

Revert "[SLP]Reduce number of alternate instruction, where possible"

2025-01-31 06:37:16 -08:00

buildvector-reduce.ll

…

buildvector-vectorize.ll

…

commute.ll

…

div.ll

[AArch64][CostModel] Alter sdiv/srem cost where the divisor is constant (#123552)

2025-03-09 22:26:39 -07:00

ext-trunc.ll

…

external-non-inst-use.ll

…

external-use-icmp.ll

…

extractelements-to-shuffle.ll

…

extracts-from-scalarizable-vector.ll

…

fmulladd.ll

…

fpsat.ll

…

fshl.ll

…

gather-buildvector-with-minbitwidth-user.ll

…

gather-cost.ll

[ConstantFolding] Infer getelementptr nuw flag (#119214)

2024-12-09 16:44:05 +01:00

gather-load-128.ll

…

gather-load-min-required-vf-2.ll

…

gather-reduce.ll

[InstCombine] Move gep of phi fold into separate function

2024-12-05 15:20:56 +01:00

gather-root.ll

…

gather-with-minbith-user.ll

Revert "[SLP]Reduce number of alternate instruction, where possible"

2025-01-31 06:37:16 -08:00

getelementptr2.ll

[InstCombine] Infer nusw + nneg -> nuw for getelementptr (#111144)

2024-12-05 14:36:40 +01:00

getelementptr.ll

[InstCombine] Infer nusw + nneg -> nuw for getelementptr (#111144)

2024-12-05 14:36:40 +01:00

horizontal.ll

[SLP]Represent SLP graph as a tree

2025-02-21 07:15:02 -05:00

insertelement-inseltpoison.ll

…

insertelement.ll

…

InstructionsState-is-invalid-0.ll

[SLP]Improved reduction cost/codegen

2025-02-14 11:03:33 -08:00

invalid_type.ll

…

landing_pad.ll

…

lit.local.cfg

…

load-store-q.ll

…

loadi8.ll

…

loadorder.ll

Revert "[SLP]Reduce number of alternate instruction, where possible"

2025-01-31 06:37:16 -08:00

matmul.ll

…

memory-runtime-checks-in-loops.ll

…

memory-runtime-checks.ll

…

minbitwidth-cast-node-length.ll

…

minimum-sizes.ll

[llvm] Remove br i1 undef from some regression tests [NFC] (#118419)

2024-12-03 20:54:36 +00:00

mismatched-intrinsics.ll

…

mul.ll

…

multiple_reduction.ll

…

nontemporal.ll

…

phi-use-order-scalable.ll

…

PR38339.ll

…

reduce-add-i64.ll

…

reduce-fadd.ll

[SLP]Improved reduction cost/codegen

2025-02-14 11:03:33 -08:00

remarks.ll

[SLP]Represent SLP graph as a tree

2025-02-21 07:15:02 -05:00

reorder-fmuladd-crash.ll

[SLP]Represent SLP graph as a tree

2025-02-21 07:15:02 -05:00

reused-scalar-repeated-in-node.ll

[SLP]Add cost estimation for gather node reshuffling

2024-12-24 15:35:29 -05:00

scalable-external-user.ll

…

scalable-vector.ll

…

scalarization-overhead.ll

[SLP]Add cost estimation for gather node reshuffling

2024-12-24 15:35:29 -05:00

sdiv-pow2.ll

…

shuffle-vectors-mask-size.ll

…

slp-abs.ll

…

slp-and-reduction.ll

…

slp-fma-loss.ll

…

slp-frem.ll

…

slp-or-reduction.ll

…

slp-xor-reduction.ll

…

spillcost-di.ll

…

spillcost-order.ll

…

splat-loads.ll

…

store-ptr.ll

…

transpose-inseltpoison.ll

…

transpose.ll

…

trunc-insertion.ll

[llvm] Remove br i1 undef from some regression tests [NFC] (#118419)

2024-12-03 20:54:36 +00:00

tsc-s116.ll

[SLP]Reduce number of alternate instruction, where possible

2025-03-12 08:18:51 -07:00

tsc-s352.ll

…

unreachable-blocks-with-phis.ll

[SLP]Fix a crash when comparing phis from unreachable blocks

2025-02-18 08:20:48 -08:00

unsigned-after-sext-node.ll

…

uselistorder.ll

…

user-node-not-in-bitwidths.ll

…

vec3-base.ll

Revert "[SLP] Make getSameOpcode support interchangeable instructions. (#132887)"

2025-03-26 10:24:25 +02:00

vec3-calls.ll

…

vec3-reorder-reshuffle.ll

…

vec15-base.ll

…

vecreduceadd.ll

[AArch64] Add extending reduction costs for addlv and dot

2025-02-15 20:33:03 +00:00

vector-getelementptr.ll

…

vectorizable-selects-min-max.ll

…

vectorizable-selects-uniform-cmps.ll

[SLP]Do not include subvectors for fully matched buildvectors

2025-01-13 07:24:16 -08:00

vectorize-free-extracts-inserts.ll

[SLP]Represent SLP graph as a tree

2025-02-21 07:15:02 -05:00

widen.ll

…