0928368f62
This adds the Arm Optimized Routines (see https://github.com/ARM-software/optimized-routines) source code under the the LLVM license. The version of the code provided in this patch is v20.02 of the Arm Optimized Routines project. This entire contribution is being committed as is even though it does not currently fit the LLVM libc model and does not follow the LLVM coding style. In the near future, implementations from this patch will be moved over to their right place in the LLVM-libc tree. This will be done over many small patches, all of which will go through the normal LLVM code review process. See this libc-dev post for the plan: http://lists.llvm.org/pipermail/libc-dev/2020-March/000044.html Differential revision of the original upload: https://reviews.llvm.org/D75355
102 lines
3.0 KiB
C
102 lines
3.0 KiB
C
/*
|
|
* Public API.
|
|
*
|
|
* Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
|
|
* See https://llvm.org/LICENSE.txt for license information.
|
|
* SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
|
|
*/
|
|
|
|
#ifndef _MATHLIB_H
|
|
#define _MATHLIB_H
|
|
|
|
float expf (float);
|
|
float exp2f (float);
|
|
float logf (float);
|
|
float log2f (float);
|
|
float powf (float, float);
|
|
float sinf (float);
|
|
float cosf (float);
|
|
void sincosf (float, float*, float*);
|
|
|
|
double exp (double);
|
|
double exp2 (double);
|
|
double log (double);
|
|
double log2 (double);
|
|
double pow (double, double);
|
|
|
|
/* Scalar functions using the vector algorithm with identical result. */
|
|
float __s_sinf (float);
|
|
float __s_cosf (float);
|
|
float __s_expf (float);
|
|
float __s_expf_1u (float);
|
|
float __s_exp2f (float);
|
|
float __s_exp2f_1u (float);
|
|
float __s_logf (float);
|
|
float __s_powf (float, float);
|
|
double __s_sin (double);
|
|
double __s_cos (double);
|
|
double __s_exp (double);
|
|
double __s_log (double);
|
|
double __s_pow (double, double);
|
|
|
|
#if __aarch64__
|
|
#if __GNUC__ >= 5
|
|
typedef __Float32x4_t __f32x4_t;
|
|
typedef __Float64x2_t __f64x2_t;
|
|
#elif __clang_major__*100+__clang_minor__ >= 305
|
|
typedef __attribute__((__neon_vector_type__(4))) float __f32x4_t;
|
|
typedef __attribute__((__neon_vector_type__(2))) double __f64x2_t;
|
|
#else
|
|
#error Unsupported compiler
|
|
#endif
|
|
|
|
/* Vector functions following the base PCS. */
|
|
__f32x4_t __v_sinf (__f32x4_t);
|
|
__f32x4_t __v_cosf (__f32x4_t);
|
|
__f32x4_t __v_expf (__f32x4_t);
|
|
__f32x4_t __v_expf_1u (__f32x4_t);
|
|
__f32x4_t __v_exp2f (__f32x4_t);
|
|
__f32x4_t __v_exp2f_1u (__f32x4_t);
|
|
__f32x4_t __v_logf (__f32x4_t);
|
|
__f32x4_t __v_powf (__f32x4_t, __f32x4_t);
|
|
__f64x2_t __v_sin (__f64x2_t);
|
|
__f64x2_t __v_cos (__f64x2_t);
|
|
__f64x2_t __v_exp (__f64x2_t);
|
|
__f64x2_t __v_log (__f64x2_t);
|
|
__f64x2_t __v_pow (__f64x2_t, __f64x2_t);
|
|
|
|
#if __GNUC__ >= 9 || __clang_major__ >= 8
|
|
#define __vpcs __attribute__((__aarch64_vector_pcs__))
|
|
|
|
/* Vector functions following the vector PCS. */
|
|
__vpcs __f32x4_t __vn_sinf (__f32x4_t);
|
|
__vpcs __f32x4_t __vn_cosf (__f32x4_t);
|
|
__vpcs __f32x4_t __vn_expf (__f32x4_t);
|
|
__vpcs __f32x4_t __vn_expf_1u (__f32x4_t);
|
|
__vpcs __f32x4_t __vn_exp2f (__f32x4_t);
|
|
__vpcs __f32x4_t __vn_exp2f_1u (__f32x4_t);
|
|
__vpcs __f32x4_t __vn_logf (__f32x4_t);
|
|
__vpcs __f32x4_t __vn_powf (__f32x4_t, __f32x4_t);
|
|
__vpcs __f64x2_t __vn_sin (__f64x2_t);
|
|
__vpcs __f64x2_t __vn_cos (__f64x2_t);
|
|
__vpcs __f64x2_t __vn_exp (__f64x2_t);
|
|
__vpcs __f64x2_t __vn_log (__f64x2_t);
|
|
__vpcs __f64x2_t __vn_pow (__f64x2_t, __f64x2_t);
|
|
|
|
/* Vector functions following the vector PCS using ABI names. */
|
|
__vpcs __f32x4_t _ZGVnN4v_sinf (__f32x4_t);
|
|
__vpcs __f32x4_t _ZGVnN4v_cosf (__f32x4_t);
|
|
__vpcs __f32x4_t _ZGVnN4v_expf (__f32x4_t);
|
|
__vpcs __f32x4_t _ZGVnN4v_exp2f (__f32x4_t);
|
|
__vpcs __f32x4_t _ZGVnN4v_logf (__f32x4_t);
|
|
__vpcs __f32x4_t _ZGVnN4vv_powf (__f32x4_t, __f32x4_t);
|
|
__vpcs __f64x2_t _ZGVnN2v_sin (__f64x2_t);
|
|
__vpcs __f64x2_t _ZGVnN2v_cos (__f64x2_t);
|
|
__vpcs __f64x2_t _ZGVnN2v_exp (__f64x2_t);
|
|
__vpcs __f64x2_t _ZGVnN2v_log (__f64x2_t);
|
|
__vpcs __f64x2_t _ZGVnN2vv_pow (__f64x2_t, __f64x2_t);
|
|
#endif
|
|
#endif
|
|
|
|
#endif
|