540d255167
This PR is to add vector reduction instructions according to https://llvm.org/docs/GlobalISel/GenericOpcode.html#vector-reduction-operations and widen in such a way a range of successful supported conversions, covering new cases of vector reduction instructions which IRTranslator is unable to resolve. By legalizing vector reduction instructions we introduce a new instruction patterns that should be addressed, including patterns that are delegated to pre-legalize step. To address this problem, a new pass is added that is to bring newly generated instructions after legalization to an aspect required by instruction selection. Expected overheads for existing cases is minimal, because a new pass is working only with newly introduced instructions, otherwise it's just a additional code traverse without any actions.
41 lines
1.6 KiB
C++
41 lines
1.6 KiB
C++
//===-- SPIRV.h - Top-level interface for SPIR-V representation -*- C++ -*-===//
|
|
//
|
|
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
|
|
// See https://llvm.org/LICENSE.txt for license information.
|
|
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef LLVM_LIB_TARGET_SPIRV_SPIRV_H
|
|
#define LLVM_LIB_TARGET_SPIRV_SPIRV_H
|
|
|
|
#include "MCTargetDesc/SPIRVMCTargetDesc.h"
|
|
#include "llvm/CodeGen/MachineFunctionPass.h"
|
|
#include "llvm/Target/TargetMachine.h"
|
|
|
|
namespace llvm {
|
|
class SPIRVTargetMachine;
|
|
class SPIRVSubtarget;
|
|
class InstructionSelector;
|
|
class RegisterBankInfo;
|
|
|
|
ModulePass *createSPIRVPrepareFunctionsPass(const SPIRVTargetMachine &TM);
|
|
FunctionPass *createSPIRVStripConvergenceIntrinsicsPass();
|
|
FunctionPass *createSPIRVRegularizerPass();
|
|
FunctionPass *createSPIRVPreLegalizerPass();
|
|
FunctionPass *createSPIRVPostLegalizerPass();
|
|
FunctionPass *createSPIRVEmitIntrinsicsPass(SPIRVTargetMachine *TM);
|
|
InstructionSelector *
|
|
createSPIRVInstructionSelector(const SPIRVTargetMachine &TM,
|
|
const SPIRVSubtarget &Subtarget,
|
|
const RegisterBankInfo &RBI);
|
|
|
|
void initializeSPIRVModuleAnalysisPass(PassRegistry &);
|
|
void initializeSPIRVConvergenceRegionAnalysisWrapperPassPass(PassRegistry &);
|
|
void initializeSPIRVPreLegalizerPass(PassRegistry &);
|
|
void initializeSPIRVPostLegalizerPass(PassRegistry &);
|
|
void initializeSPIRVEmitIntrinsicsPass(PassRegistry &);
|
|
} // namespace llvm
|
|
|
|
#endif // LLVM_LIB_TARGET_SPIRV_SPIRV_H
|