9e9907f1cf
Similar to 806761a762.
For IR files without a target triple, -mtriple= specifies the full
target triple while -march= merely sets the architecture part of the
default target triple, leaving a target triple which may not make sense,
e.g. amdgpu-apple-darwin.
Therefore, -march= is error-prone and not recommended for tests without
a target triple. The issue has been benign as we recognize
$unknown-apple-darwin as ELF instead of rejecting it outrightly.
This patch changes AMDGPU tests to not rely on the default
OS/environment components. Tests that need fixes are not changed:
```
LLVM :: CodeGen/AMDGPU/fabs.f64.ll
LLVM :: CodeGen/AMDGPU/fabs.ll
LLVM :: CodeGen/AMDGPU/floor.ll
LLVM :: CodeGen/AMDGPU/fneg-fabs.f64.ll
LLVM :: CodeGen/AMDGPU/fneg-fabs.ll
LLVM :: CodeGen/AMDGPU/r600-infinite-loop-bug-while-reorganizing-vector.ll
LLVM :: CodeGen/AMDGPU/schedule-if-2.ll
```
72 lines
1.8 KiB
YAML
72 lines
1.8 KiB
YAML
# RUN: llc -mtriple=amdgcn -mcpu=gfx900 -verify-machineinstrs -run-pass si-fold-operands %s -o - | FileCheck -check-prefix=GCN %s
|
|
|
|
# GCN-LABEL: name: test_part_fold{{$}}
|
|
# GCN: %2:sreg_32 = S_ADD_I32 70, %1
|
|
---
|
|
name: test_part_fold
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
%0:sreg_32 = S_MOV_B32 70
|
|
%1:sreg_32 = S_MOV_B32 80
|
|
%2:sreg_32 = S_ADD_I32 %0, %1, implicit-def $scc
|
|
...
|
|
|
|
# GCN-LABEL: name: test_inline_const{{$}}
|
|
# GCN: %2:sreg_32 = S_ADD_I32 70, 63
|
|
---
|
|
name: test_inline_const
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
%0:sreg_32 = S_MOV_B32 70
|
|
%1:sreg_32 = S_MOV_B32 63
|
|
%2:sreg_32 = S_ADD_I32 %0, %1, implicit-def $scc
|
|
...
|
|
# GCN-LABEL: name: test_obscure{{$}}
|
|
# GCN: %2:sreg_32 = S_LSHL2_ADD_U32 70, %1
|
|
---
|
|
name: test_obscure
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
%0:sreg_32 = S_MOV_B32 70
|
|
%1:sreg_32 = S_MOV_B32 80
|
|
%2:sreg_32 = S_LSHL2_ADD_U32 %0, %1, implicit-def $scc
|
|
...
|
|
# GCN-LABEL: name: test_obscure_inline{{$}}
|
|
# GCN: %2:sreg_32 = S_LSHL2_ADD_U32 70, 63
|
|
---
|
|
name: test_obscure_inline
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
%0:sreg_32 = S_MOV_B32 70
|
|
%1:sreg_32 = S_MOV_B32 63
|
|
%2:sreg_32 = S_LSHL2_ADD_U32 %0, %1, implicit-def $scc
|
|
...
|
|
# GCN-LABEL: name: test_frameindex{{$}}
|
|
# GCN: %1:sreg_32 = S_ADD_I32 %stack.0, %0
|
|
---
|
|
name: test_frameindex
|
|
tracksRegLiveness: true
|
|
stack:
|
|
- { id: 0, type: default, offset: 0, size: 64, alignment: 16}
|
|
body: |
|
|
bb.0:
|
|
%0:sreg_32 = S_MOV_B32 70
|
|
%1:sreg_32 = S_ADD_I32 %stack.0, %0, implicit-def $scc
|
|
...
|
|
# GCN-LABEL: name: test_frameindex_inline{{$}}
|
|
# GCN: %1:sreg_32 = S_ADD_I32 %stack.0, 63
|
|
---
|
|
name: test_frameindex_inline
|
|
tracksRegLiveness: true
|
|
stack:
|
|
- { id: 0, type: default, offset: 0, size: 64, alignment: 16}
|
|
body: |
|
|
bb.0:
|
|
%0:sreg_32 = S_MOV_B32 63
|
|
%1:sreg_32 = S_ADD_I32 %stack.0, %0, implicit-def $scc
|
|
...
|