9e9907f1cf
Similar to 806761a762.
For IR files without a target triple, -mtriple= specifies the full
target triple while -march= merely sets the architecture part of the
default target triple, leaving a target triple which may not make sense,
e.g. amdgpu-apple-darwin.
Therefore, -march= is error-prone and not recommended for tests without
a target triple. The issue has been benign as we recognize
$unknown-apple-darwin as ELF instead of rejecting it outrightly.
This patch changes AMDGPU tests to not rely on the default
OS/environment components. Tests that need fixes are not changed:
```
LLVM :: CodeGen/AMDGPU/fabs.f64.ll
LLVM :: CodeGen/AMDGPU/fabs.ll
LLVM :: CodeGen/AMDGPU/floor.ll
LLVM :: CodeGen/AMDGPU/fneg-fabs.f64.ll
LLVM :: CodeGen/AMDGPU/fneg-fabs.ll
LLVM :: CodeGen/AMDGPU/r600-infinite-loop-bug-while-reorganizing-vector.ll
LLVM :: CodeGen/AMDGPU/schedule-if-2.ll
```
49 lines
1.6 KiB
LLVM
49 lines
1.6 KiB
LLVM
; RUN: llc -mtriple=amdgcn -mcpu=fiji -mattr=-flat-for-global -verify-machineinstrs < %s | FileCheck -check-prefix=GCN -check-prefix=VI %s
|
|
|
|
declare i16 @llvm.amdgcn.frexp.exp.i16.f16(half %a)
|
|
|
|
; GCN-LABEL: {{^}}frexp_exp_f16
|
|
; GCN: buffer_load_ushort v[[A_F16:[0-9]+]]
|
|
; VI: v_frexp_exp_i16_f16_e32 v[[R_I16:[0-9]+]], v[[A_F16]]
|
|
; GCN: buffer_store_short v[[R_I16]]
|
|
define amdgpu_kernel void @frexp_exp_f16(
|
|
ptr addrspace(1) %r,
|
|
ptr addrspace(1) %a) {
|
|
entry:
|
|
%a.val = load half, ptr addrspace(1) %a
|
|
%r.val = call i16 @llvm.amdgcn.frexp.exp.i16.f16(half %a.val)
|
|
store i16 %r.val, ptr addrspace(1) %r
|
|
ret void
|
|
}
|
|
|
|
; GCN-LABEL: {{^}}frexp_exp_f16_sext
|
|
; GCN: buffer_load_ushort v[[A_F16:[0-9]+]]
|
|
; VI: v_frexp_exp_i16_f16_e32 v[[R_I16:[0-9]+]], v[[A_F16]]
|
|
; VI: v_bfe_i32 v[[R_I32:[0-9]+]], v[[R_I16]], 0, 16{{$}}
|
|
; GCN: buffer_store_dword v[[R_I32]]
|
|
define amdgpu_kernel void @frexp_exp_f16_sext(
|
|
ptr addrspace(1) %r,
|
|
ptr addrspace(1) %a) {
|
|
entry:
|
|
%a.val = load half, ptr addrspace(1) %a
|
|
%r.val = call i16 @llvm.amdgcn.frexp.exp.i16.f16(half %a.val)
|
|
%r.val.sext = sext i16 %r.val to i32
|
|
store i32 %r.val.sext, ptr addrspace(1) %r
|
|
ret void
|
|
}
|
|
|
|
; GCN-LABEL: {{^}}frexp_exp_f16_zext
|
|
; GCN: buffer_load_ushort v[[A_F16:[0-9]+]]
|
|
; VI: v_frexp_exp_i16_f16_e32 v[[R_I16:[0-9]+]], v[[A_F16]]
|
|
; GCN: buffer_store_dword v[[R_I16]]
|
|
define amdgpu_kernel void @frexp_exp_f16_zext(
|
|
ptr addrspace(1) %r,
|
|
ptr addrspace(1) %a) {
|
|
entry:
|
|
%a.val = load half, ptr addrspace(1) %a
|
|
%r.val = call i16 @llvm.amdgcn.frexp.exp.i16.f16(half %a.val)
|
|
%r.val.zext = zext i16 %r.val to i32
|
|
store i32 %r.val.zext, ptr addrspace(1) %r
|
|
ret void
|
|
}
|