9e9907f1cf
Similar to 806761a762.
For IR files without a target triple, -mtriple= specifies the full
target triple while -march= merely sets the architecture part of the
default target triple, leaving a target triple which may not make sense,
e.g. amdgpu-apple-darwin.
Therefore, -march= is error-prone and not recommended for tests without
a target triple. The issue has been benign as we recognize
$unknown-apple-darwin as ELF instead of rejecting it outrightly.
This patch changes AMDGPU tests to not rely on the default
OS/environment components. Tests that need fixes are not changed:
```
LLVM :: CodeGen/AMDGPU/fabs.f64.ll
LLVM :: CodeGen/AMDGPU/fabs.ll
LLVM :: CodeGen/AMDGPU/floor.ll
LLVM :: CodeGen/AMDGPU/fneg-fabs.f64.ll
LLVM :: CodeGen/AMDGPU/fneg-fabs.ll
LLVM :: CodeGen/AMDGPU/r600-infinite-loop-bug-while-reorganizing-vector.ll
LLVM :: CodeGen/AMDGPU/schedule-if-2.ll
```
30 lines
1.2 KiB
LLVM
30 lines
1.2 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc -mtriple=amdgcn -mcpu=bonaire -verify-machineinstrs < %s | FileCheck -check-prefix=GCN %s
|
|
|
|
; This test used to crash
|
|
define amdgpu_ps float @xor3_i1_const(float inreg %arg1, i32 inreg %arg2) {
|
|
; GCN-LABEL: xor3_i1_const:
|
|
; GCN: ; %bb.0: ; %main_body
|
|
; GCN-NEXT: v_mov_b32_e32 v0, 0x42640000
|
|
; GCN-NEXT: v_cmp_lt_f32_e64 s[2:3], s0, 0
|
|
; GCN-NEXT: v_cmp_lt_f32_e32 vcc, s0, v0
|
|
; GCN-NEXT: s_and_b64 s[0:1], s[2:3], vcc
|
|
; GCN-NEXT: v_cndmask_b32_e64 v0, 1.0, 0, s[0:1]
|
|
; GCN-NEXT: ; return to shader part epilog
|
|
main_body:
|
|
%tmp26 = fcmp nsz olt float %arg1, 0.000000e+00
|
|
%tmp28 = call nsz float @llvm.amdgcn.interp.p2(float undef, float undef, i32 0, i32 0, i32 %arg2)
|
|
%tmp29 = fcmp nsz olt float %arg1, 5.700000e+01
|
|
%tmp31 = fcmp nsz olt float %tmp28, 0.000000e+00
|
|
%.demorgan = and i1 %tmp26, %tmp29
|
|
%tmp34 = xor i1 %.demorgan, true
|
|
%tmp35 = and i1 %tmp31, %tmp34
|
|
%tmp36 = xor i1 %tmp35, true
|
|
%tmp37 = xor i1 %.demorgan, %tmp36
|
|
%tmp42 = or i1 %tmp37, %tmp35
|
|
%tmp43 = select i1 %tmp42, float 1.000000e+00, float 0.000000e+00
|
|
ret float %tmp43
|
|
}
|
|
|
|
declare float @llvm.amdgcn.interp.p2(float, float, i32, i32, i32)
|