a2af374284
We record the usage of each `Predicate` and sort them by usage. For the top 8 `Predicate`s, we will emit a `PC_CheckPredicateN` to save one byte. Overall this reduces the llc binary size with all in-tree targets by about 61K. This is a recommit of1a57927, which was reverted inbc98c31. The CI failures occurred when doing expensive checks (with option `LLVM_ENABLE_EXPENSIVE_CHECKS` being ON). The key point here is that we need stable sorting result in the test, but doing expensive checks uncovered the non-determinism of `llvm::sort`. So `llvm::sort` is changed to `llvm::stable_sort` in this revised patch. And we use `llvm::MapVector` to keep insertion order.
64 lines
2.5 KiB
TableGen
64 lines
2.5 KiB
TableGen
// RUN: llvm-tblgen -gen-dag-isel -I %p/../../include -I %p/Common %s 2>&1 | FileCheck -check-prefix=SDAG %s
|
|
// RUN: llvm-tblgen -gen-global-isel -I %p/../../include -I %p/Common %s 2>&1 | FileCheck -check-prefix=GISEL %s
|
|
|
|
include "llvm/Target/Target.td"
|
|
include "GlobalISelEmitterCommon.td"
|
|
|
|
// Test that a predicate works when there are multiple pattern trees
|
|
// in a PatFrags.
|
|
|
|
def int_tgt_mul24 : Intrinsic<[llvm_i32_ty], [llvm_i32_ty, llvm_i32_ty]>;
|
|
def int_tgt_mul24_2 : Intrinsic<[llvm_i32_ty], [llvm_i32_ty, llvm_i32_ty]>;
|
|
|
|
def TGTmul24_impl : SDNode<"TargetISD::MUL24", SDTIntBinOp>;
|
|
|
|
def TGTmul24 : PatFrags<(ops node:$src0, node:$src1),
|
|
[(int_tgt_mul24 node:$src0, node:$src1),
|
|
(TGTmul24_impl node:$src0, node:$src1)]>;
|
|
|
|
|
|
def G_TGT_MUL24 : GenericInstruction {
|
|
let Namespace = "MyTarget";
|
|
let OutOperandList = (outs type0:$dst);
|
|
let InOperandList = (ins type0:$src1, type0:$src2);
|
|
let hasSideEffects = 0;
|
|
let isCommutable = 1;
|
|
}
|
|
|
|
|
|
def : GINodeEquiv<G_TGT_MUL24, TGTmul24_impl>;
|
|
|
|
|
|
def TGTmul24_oneuse : PatFrag<
|
|
(ops node:$src0, node:$src1),
|
|
(TGTmul24 $src0, $src1),
|
|
[{ return N->hasOneUse(); }]> {
|
|
let GISelPredicateCode = [{
|
|
return MRI->hasOneNonDBGUse(MI.getOperand(0).getReg());
|
|
}];
|
|
}
|
|
|
|
// SDAG: OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
|
|
// SDAG: OPC_CheckPredicate0, // Predicate_TGTmul24_oneuse
|
|
|
|
// SDAG: OPC_CheckOpcode, TARGET_VAL(TargetISD::MUL24),
|
|
// SDAG: OPC_CheckPredicate0, // Predicate_TGTmul24_oneuse
|
|
|
|
// GISEL: GIM_CheckOpcode, /*MI*/1, GIMT_Encode2(TargetOpcode::G_INTRINSIC_W_SIDE_EFFECTS),
|
|
// GISEL: GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, GIMT_Encode2(Intrinsic::tgt_mul24),
|
|
// GISEL: GIM_CheckCxxInsnPredicate, /*MI*/1, /*FnId*/GIMT_Encode2(GICXXPred_MI_Predicate_TGTmul24_oneuse),
|
|
|
|
// GISEL: GIM_CheckOpcode, /*MI*/1, GIMT_Encode2(TargetOpcode::G_INTRINSIC_W_SIDE_EFFECTS),
|
|
// GISEL: GIM_CheckIntrinsicID, /*MI*/1, /*Op*/1, GIMT_Encode2(Intrinsic::tgt_mul24),
|
|
// GISEL: GIM_CheckCxxInsnPredicate, /*MI*/1, /*FnId*/GIMT_Encode2(GICXXPred_MI_Predicate_TGTmul24_oneuse),
|
|
|
|
// GISEL: GIM_CheckOpcode, /*MI*/1, GIMT_Encode2(MyTarget::G_TGT_MUL24),
|
|
// GISEL: GIM_CheckCxxInsnPredicate, /*MI*/1, /*FnId*/GIMT_Encode2(GICXXPred_MI_Predicate_TGTmul24_oneuse),
|
|
|
|
// GISEL: GIM_CheckOpcode, /*MI*/1, GIMT_Encode2(MyTarget::G_TGT_MUL24),
|
|
// GISEL: GIM_CheckCxxInsnPredicate, /*MI*/1, /*FnId*/GIMT_Encode2(GICXXPred_MI_Predicate_TGTmul24_oneuse),
|
|
def inst_mad24 : I<
|
|
(outs GPR32:$dst),
|
|
(ins GPR32:$src0, GPR32:$src1, GPR32:$src2),
|
|
[(set GPR32:$dst, (add (TGTmul24_oneuse i32:$src0, i32:$src1), i32:$src2))]>;
|