83d178843f
Alive2: https://alive2.llvm.org/ce/z/r-67t9 It would improve the codegen if the target doesn't provide a defined value for ctlz/cttz with zero.
94 lines
2.9 KiB
LLVM
94 lines
2.9 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py UTC_ARGS: --version 4
|
|
; RUN: opt < %s -passes=instcombine -S | FileCheck %s
|
|
|
|
define i32 @shl_cttz_false(i32 %x, i32 %y) {
|
|
; CHECK-LABEL: define i32 @shl_cttz_false(
|
|
; CHECK-SAME: i32 [[X:%.*]], i32 [[Y:%.*]]) {
|
|
; CHECK-NEXT: entry:
|
|
; CHECK-NEXT: [[CTTZ:%.*]] = call i32 @llvm.cttz.i32(i32 [[Y]], i1 true), !range [[RNG0:![0-9]+]]
|
|
; CHECK-NEXT: [[RES:%.*]] = shl i32 [[X]], [[CTTZ]]
|
|
; CHECK-NEXT: ret i32 [[RES]]
|
|
;
|
|
entry:
|
|
%cttz = call i32 @llvm.cttz.i32(i32 %y, i1 false)
|
|
%res = shl i32 %x, %cttz
|
|
ret i32 %res
|
|
}
|
|
|
|
define i32 @shl_ctlz_false(i32 %x, i32 %y) {
|
|
; CHECK-LABEL: define i32 @shl_ctlz_false(
|
|
; CHECK-SAME: i32 [[X:%.*]], i32 [[Y:%.*]]) {
|
|
; CHECK-NEXT: entry:
|
|
; CHECK-NEXT: [[CTTZ:%.*]] = call i32 @llvm.ctlz.i32(i32 [[Y]], i1 true), !range [[RNG0]]
|
|
; CHECK-NEXT: [[RES:%.*]] = shl i32 [[X]], [[CTTZ]]
|
|
; CHECK-NEXT: ret i32 [[RES]]
|
|
;
|
|
entry:
|
|
%cttz = call i32 @llvm.ctlz.i32(i32 %y, i1 false)
|
|
%res = shl i32 %x, %cttz
|
|
ret i32 %res
|
|
}
|
|
|
|
define i32 @lshr_cttz_false(i32 %x, i32 %y) {
|
|
; CHECK-LABEL: define i32 @lshr_cttz_false(
|
|
; CHECK-SAME: i32 [[X:%.*]], i32 [[Y:%.*]]) {
|
|
; CHECK-NEXT: entry:
|
|
; CHECK-NEXT: [[CTTZ:%.*]] = call i32 @llvm.cttz.i32(i32 [[Y]], i1 true), !range [[RNG0]]
|
|
; CHECK-NEXT: [[RES:%.*]] = lshr i32 [[X]], [[CTTZ]]
|
|
; CHECK-NEXT: ret i32 [[RES]]
|
|
;
|
|
entry:
|
|
%cttz = call i32 @llvm.cttz.i32(i32 %y, i1 false)
|
|
%res = lshr i32 %x, %cttz
|
|
ret i32 %res
|
|
}
|
|
|
|
define i32 @ashr_cttz_false(i32 %x, i32 %y) {
|
|
; CHECK-LABEL: define i32 @ashr_cttz_false(
|
|
; CHECK-SAME: i32 [[X:%.*]], i32 [[Y:%.*]]) {
|
|
; CHECK-NEXT: entry:
|
|
; CHECK-NEXT: [[CTTZ:%.*]] = call i32 @llvm.cttz.i32(i32 [[Y]], i1 true), !range [[RNG0]]
|
|
; CHECK-NEXT: [[RES:%.*]] = ashr i32 [[X]], [[CTTZ]]
|
|
; CHECK-NEXT: ret i32 [[RES]]
|
|
;
|
|
entry:
|
|
%cttz = call i32 @llvm.cttz.i32(i32 %y, i1 false)
|
|
%res = ashr i32 %x, %cttz
|
|
ret i32 %res
|
|
}
|
|
|
|
define i32 @shl_cttz_false_multiuse(i32 %x, i32 %y) {
|
|
; CHECK-LABEL: define i32 @shl_cttz_false_multiuse(
|
|
; CHECK-SAME: i32 [[X:%.*]], i32 [[Y:%.*]]) {
|
|
; CHECK-NEXT: entry:
|
|
; CHECK-NEXT: [[CTTZ:%.*]] = call i32 @llvm.cttz.i32(i32 [[Y]], i1 false), !range [[RNG0]]
|
|
; CHECK-NEXT: call void @use(i32 [[CTTZ]])
|
|
; CHECK-NEXT: [[RES:%.*]] = shl i32 [[X]], [[CTTZ]]
|
|
; CHECK-NEXT: ret i32 [[RES]]
|
|
;
|
|
entry:
|
|
%cttz = call i32 @llvm.cttz.i32(i32 %y, i1 false)
|
|
call void @use(i32 %cttz)
|
|
%res = shl i32 %x, %cttz
|
|
ret i32 %res
|
|
}
|
|
|
|
define i32 @shl_cttz_as_lhs(i32 %x, i32 %y) {
|
|
; CHECK-LABEL: define i32 @shl_cttz_as_lhs(
|
|
; CHECK-SAME: i32 [[X:%.*]], i32 [[Y:%.*]]) {
|
|
; CHECK-NEXT: entry:
|
|
; CHECK-NEXT: [[CTTZ:%.*]] = call i32 @llvm.cttz.i32(i32 [[Y]], i1 false), !range [[RNG0]]
|
|
; CHECK-NEXT: [[RES:%.*]] = shl i32 [[CTTZ]], [[X]]
|
|
; CHECK-NEXT: ret i32 [[RES]]
|
|
;
|
|
entry:
|
|
%cttz = call i32 @llvm.cttz.i32(i32 %y, i1 false)
|
|
%res = shl i32 %cttz, %x
|
|
ret i32 %res
|
|
}
|
|
|
|
declare void @use(i32)
|
|
;.
|
|
; CHECK: [[RNG0]] = !{i32 0, i32 33}
|
|
;.
|