Matt Arsenault 9c7ca51b2c MIR: Start diagnosing too many operands on an instruction ...

Previously this would just assert which was annoying and didn't point
to the specific instruction/operand.

2022-02-21 10:36:39 -05:00

..

custom-pseudo-source-values.ll

…

expected-target-index-name.mir

…

extra-imm-operand.mir

MIR: Start diagnosing too many operands on an instruction

2022-02-21 10:36:39 -05:00

extra-reg-operand.mir

MIR: Start diagnosing too many operands on an instruction

2022-02-21 10:36:39 -05:00

intrinsics.mir

…

invalid-frame-index2.mir

…

invalid-frame-index-invalid-fixed-stack.mir

…

invalid-frame-index-invalid-stack.mir

…

invalid-frame-index-no-stack.mir

…

invalid-frame-index.mir

…

invalid-target-index-operand.mir

…

lit.local.cfg

…

llc-target-cpu-attr-from-cmdline-ir.mir

…

llc-target-cpu-attr-from-cmdline.mir

…

load-store-opt-dlc.mir

…

machine-function-info-after-pei.ll

…

machine-function-info-dynlds-align-invalid-case.mir

…

machine-function-info-no-ir.mir

…

machine-function-info-register-parse-error1.mir

…

machine-function-info-register-parse-error2.mir

…

machine-function-info.ll

…

machine-metadata-error.mir

…

machine-metadata.mir

Revert "[AMDGPU] Move call clobbered return address registers s[30:31] to callee saved range"

2021-12-22 11:39:28 -05:00

mfi-frame-offset-reg-class.mir

…

mfi-parse-error-frame-offset-reg.mir

…

mfi-parse-error-scratch-rsrc-reg.mir

…

mfi-parse-error-stack-ptr-offset-reg.mir

…

mfi-scratch-rsrc-reg-reg-class.mir

…

mfi-stack-ptr-offset-reg-class.mir

…

mir-canon-multi.mir

…

mircanon-memoperands.mir

…

parse-order-reserved-regs.mir

…

stack-id-assert.mir

Revert "[AMDGPU] Move call clobbered return address registers s[30:31] to callee saved range"

2021-12-22 11:39:28 -05:00

stack-id.mir

…

subreg-def-is-not-ssa.mir

…

syncscopes.mir

…

target-flags.mir

…

target-index-operands.mir

…

target-memoperands.mir

[AMDGPU] Use new target MMO flag MONoClobber

2022-02-02 17:12:36 +00:00