Logo
Explore Help
Register Sign In
caio/clang-p2996
1
0
Fork 0
You've already forked clang-p2996
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
e512df3ecca4b2328ac1efd7de6c6efefde249d7
clang-p2996/llvm/test/Transforms/LoopVectorize/PowerPC
History
Florian Hahn f18536d642 [VPlan] Model address separately. (#72164)
Move vector pointer generation to a separate VPVectorPointerRecipe.
This untangles address computation from the memory recipes future
and is also needed to enable explicit unrolling in VPlan.

https://github.com/llvm/llvm-project/pull/72164
2024-01-01 19:51:15 +00:00
..
interleave_IC.ll
…
interleaved-pointer-runtime-check-unprofitable.ll
[LV] Reduce memory-check-threshold for test to preserve original test.
2023-11-22 11:07:24 +00:00
large-loop-rdx.ll
…
lit.local.cfg
…
massv-altivec.ll
…
massv-calls.ll
…
massv-nobuiltin.ll
…
massv-unsupported.ll
…
optimal-epilog-vectorization-profitability.ll
…
optimal-epilog-vectorization.ll
[VPlan] Model address separately. (#72164)
2024-01-01 19:51:15 +00:00
pr30990.ll
…
pr41179.ll
…
predcost.ll
…
reg-usage.ll
…
small-loop-rdx.ll
…
stride-vectorization.ll
…
vectorize-bswap.ll
…
vectorize-only-for-real.ll
…
vsx-tsvc-s173.ll
…
widened-massv-call.ll
[opt] Infer DataLayout from triple if not specified
2023-10-26 12:07:37 -07:00
widened-massv-vfabi-attr.ll
…
Powered by Gitea Version: 1.25.1 Page: 1029ms Template: 4ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API