Logo
Explore Help
Register Sign In
caio/clang-p2996
1
0
Fork 0
You've already forked clang-p2996
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
ea9b6aa20bf8bd83eddff1b788c33183ea5bbffa
clang-p2996/llvm/test/CodeGen
History
Richard Sandiford ea9b6aa20b [SystemZ] Use zeroing form of RISBG for shift-and-AND sequences
Extend r186072 to handle shifts and ANDs.

llvm-svn: 186073
2013-07-11 09:10:09 +00:00
..
AArch64
AArch64/PowerPC/SystemZ/X86: This patch fixes the interface, usage, and all
2013-07-09 18:16:56 +00:00
ARM
Add a comment to this change, requested by Eric Christopher.
2013-07-08 19:52:51 +00:00
CPP
…
Generic
Debug Info: clean up usage of Verify.
2013-06-28 05:43:10 +00:00
Hexagon
…
Inputs
…
MBlaze
…
Mips
[mips] Fix test case to check that mips64 instructions are generated.
2013-07-01 20:18:58 +00:00
MSP430
Really fix the test. Sorry for the breakage...
2013-07-01 19:51:36 +00:00
NVPTX
[NVPTX] Add support for module-scope inline asm
2013-07-01 13:00:14 +00:00
PowerPC
RegScavenger should not exclude undef uses
2013-07-11 05:55:57 +00:00
R600
R600/SI: Initial local memory support
2013-07-10 16:37:07 +00:00
SI
…
SPARC
Switch spill weights from a basic loop depth estimation to BlockFrequencyInfo.
2013-06-17 19:00:36 +00:00
SystemZ
[SystemZ] Use zeroing form of RISBG for shift-and-AND sequences
2013-07-11 09:10:09 +00:00
Thumb
…
Thumb2
ARM: Fix incorrect pack pattern for thumb2
2013-07-09 22:59:22 +00:00
X86
Move r186044 tests into CodeGen/X86
2013-07-11 01:55:55 +00:00
XCore
[XCore] Add ISel pattern for LDWCP
2013-07-03 07:48:50 +00:00
Powered by Gitea Version: 1.25.1 Page: 1799ms Template: 13ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API