This website requires JavaScript.
Explore
Help
Register
Sign In
caio
/
clang-p2996
Watch
1
Star
0
Fork
0
You've already forked clang-p2996
Code
Issues
Pull Requests
Actions
Packages
Projects
Releases
Wiki
Activity
Files
eb7d16ea25649909373e324e6ebf36774cabdbfa
clang-p2996
/
llvm
/
test
/
CodeGen
/
MIR
/
AMDGPU
History
Ivan Kosarev
1b560e6ab7
[AMDGPU][MC] Support TFE modifiers in MUBUF loads and stores.
...
Reviewed By: dp, arsenm Differential Revision:
https://reviews.llvm.org/D137783
2022-11-14 15:36:18 +00:00
..
custom-pseudo-source-values.ll
[AMDGPU][MC] Support TFE modifiers in MUBUF loads and stores.
2022-11-14 15:36:18 +00:00
dead-flag-on-use-operand-parse-error.mir
…
empty-custom-regmask.mir
…
expected-target-index-name.mir
…
extra-imm-operand.mir
…
extra-reg-operand.mir
…
intrinsics.mir
…
invalid-frame-index2.mir
…
invalid-frame-index-invalid-fixed-stack.mir
…
invalid-frame-index-invalid-stack.mir
…
invalid-frame-index-no-stack.mir
…
invalid-frame-index.mir
…
invalid-target-index-operand.mir
…
killed-flag-on-def-parse-error.mir
…
lit.local.cfg
…
llc-target-cpu-attr-from-cmdline-ir.mir
…
llc-target-cpu-attr-from-cmdline.mir
…
machine-function-info-after-pei.ll
…
machine-function-info-dynlds-align-invalid-case.mir
…
machine-function-info-no-ir.mir
…
machine-function-info-register-parse-error1.mir
…
machine-function-info-register-parse-error2.mir
…
machine-function-info.ll
…
machine-metadata-error.mir
…
machine-metadata.mir
…
mfi-frame-offset-reg-class.mir
…
mfi-parse-error-frame-offset-reg.mir
…
mfi-parse-error-scratch-rsrc-reg.mir
…
mfi-parse-error-stack-ptr-offset-reg.mir
…
mfi-scratch-rsrc-reg-reg-class.mir
…
mfi-stack-ptr-offset-reg-class.mir
…
mir-canon-multi.mir
[AMDGPU][MC] Support TFE modifiers in MUBUF loads and stores.
2022-11-14 15:36:18 +00:00
mircanon-memoperands.mir
[MIRVRegNamer] Avoid opcode hash collision
2022-11-02 13:53:12 +00:00
parse-order-reserved-regs.mir
[AMDGPU][MC] Support TFE modifiers in MUBUF loads and stores.
2022-11-14 15:36:18 +00:00
stack-id-assert.mir
…
stack-id.mir
…
subreg-def-is-not-ssa.mir
…
syncscopes.mir
…
target-flags.mir
…
target-index-operands.mir
[AMDGPU][MC] Support TFE modifiers in MUBUF loads and stores.
2022-11-14 15:36:18 +00:00
target-memoperands.mir
…
vgpr-for-agpr-copy-invalid-reg.mir
…
wwm-reserved-regs-invalid-reg.mir
…
wwm-reserved-regs-not-a-reg.mir
…
wwm-reserved-regs.mir
…