caio/clang-p2996
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
ec00aa99dd4cd46c328219cffefcfdf8a8bd53a0
clang-p2996/llvm/lib/Target/RISCV
History
Zakk Chen 04b9a46c84 [RISCV] Refactor FeatureRVCHints to make ProcessorModel more intuitive 
Reviewers: luismarques, asb, evandro

Reviewed By: asb, evandro

Tags: #llvm

Differential Revision: https://reviews.llvm.org/D77030
2020-07-09 23:07:39 -07:00
..
AsmParser
[RISCV] Silence unused variable warning in Release builds. NFC.
2020-06-27 23:24:28 +02:00
Disassembler
[RISCV] Assemble/Disassemble v-ext instructions.
2020-06-28 00:54:07 +08:00
MCTargetDesc
[RISCV] Assemble/Disassemble v-ext instructions.
2020-06-28 00:54:07 +08:00
TargetInfo
…
Utils
[RISCV] Assemble/Disassemble v-ext instructions.
2020-06-28 00:54:07 +08:00
CMakeLists.txt
[RISCV] Split the pseudo instruction splitting pass
2020-06-29 14:35:57 +01:00
LLVMBuild.txt
…
RISCV.h
[RISCV] Split the pseudo instruction splitting pass
2020-06-29 14:35:57 +01:00
RISCV.td
[RISCV] Refactor FeatureRVCHints to make ProcessorModel more intuitive
2020-07-09 23:07:39 -07:00
RISCVAsmPrinter.cpp
…
RISCVCallingConv.td
…
RISCVCallLowering.cpp
…
RISCVCallLowering.h
…
RISCVExpandAtomicPseudoInsts.cpp
[RISCV] Split the pseudo instruction splitting pass
2020-06-29 14:35:57 +01:00
RISCVExpandPseudoInsts.cpp
[RISCV] Avoid Splitting MBB in RISCVExpandPseudo
2020-07-09 13:54:13 +01:00
RISCVFrameLowering.cpp
[Alignment][NFC] Migrate MachineFrameInfo::CreateStackObject to Align
2020-07-01 07:28:11 +00:00
RISCVFrameLowering.h
CodeGen: Use Register in TargetFrameLowering
2020-04-07 17:07:44 -04:00
RISCVInstrFormats.td
[RISCV] Assemble/Disassemble v-ext instructions.
2020-06-28 00:54:07 +08:00
RISCVInstrFormatsC.td
…
RISCVInstrFormatsV.td
[RISCV] Assemble/Disassemble v-ext instructions.
2020-06-28 00:54:07 +08:00
RISCVInstrInfo.cpp
[MachineOutliner] Teach outliner to set live-ins
2020-04-22 14:19:26 -07:00
RISCVInstrInfo.h
[RISCV] Assemble/Disassemble v-ext instructions.
2020-06-28 00:54:07 +08:00
RISCVInstrInfo.td
[RISCV] Assemble/Disassemble v-ext instructions.
2020-06-28 00:54:07 +08:00
RISCVInstrInfoA.td
…
RISCVInstrInfoB.td
[RISCV] Add MC layer support for proposed Bit Manipulation extension (version 0.92)
2020-04-09 18:04:22 +01:00
RISCVInstrInfoC.td
…
RISCVInstrInfoD.td
[RISCV] Add patterns for checking isnan
2020-05-02 15:01:04 +01:00
RISCVInstrInfoF.td
[RISCV] Add patterns for checking isnan
2020-05-02 15:01:04 +01:00
RISCVInstrInfoM.td
…
RISCVInstrInfoV.td
[RISCV] Assemble/Disassemble v-ext instructions.
2020-06-28 00:54:07 +08:00
RISCVInstructionSelector.cpp
…
RISCVISelDAGToDAG.cpp
[RISCV] optimize addition with a pair of (addi imm)
2020-07-07 18:57:28 -07:00
RISCVISelDAGToDAG.h
…
RISCVISelLowering.cpp
[RISCV] Optimize multiplication by constant
2020-07-07 18:50:24 -07:00
RISCVISelLowering.h
[RISCV] Optimize multiplication by constant
2020-07-07 18:50:24 -07:00
RISCVLegalizerInfo.cpp
…
RISCVLegalizerInfo.h
…
RISCVMachineFunctionInfo.h
[Alignment][NFC] Migrate MachineFrameInfo::CreateStackObject to Align
2020-07-01 07:28:11 +00:00
RISCVMCInstLower.cpp
[RISCV] Avoid Splitting MBB in RISCVExpandPseudo
2020-07-09 13:54:13 +01:00
RISCVMergeBaseOffset.cpp
…
RISCVRegisterBankInfo.cpp
…
RISCVRegisterBankInfo.h
…
RISCVRegisterBanks.td
…
RISCVRegisterInfo.cpp
RISCV: Don't store function in RISCVMachineFunctionInfo
2020-06-30 16:08:51 -04:00
RISCVRegisterInfo.h
CodeGen: More conversions to use Register
2020-04-07 18:54:36 -04:00
RISCVRegisterInfo.td
[RISCV] Assemble/Disassemble v-ext instructions.
2020-06-28 00:54:07 +08:00
RISCVSchedRocket32.td
[RISCV] Assemble/Disassemble v-ext instructions.
2020-06-28 00:54:07 +08:00
RISCVSchedRocket64.td
[RISCV] Assemble/Disassemble v-ext instructions.
2020-06-28 00:54:07 +08:00
RISCVSchedule.td
…
RISCVSubtarget.cpp
…
RISCVSubtarget.h
[RISCV] Refactor FeatureRVCHints to make ProcessorModel more intuitive
2020-07-09 23:07:39 -07:00
RISCVSystemOperands.td
[RISCV] Add mcountinhibit CSR
2020-07-01 08:27:00 -07:00
RISCVTargetMachine.cpp
[RISCV] Avoid Splitting MBB in RISCVExpandPseudo
2020-07-09 13:54:13 +01:00
RISCVTargetMachine.h
…
RISCVTargetObjectFile.cpp
[Target] Use Align in TargetLoweringObjectFile::getSectionForConstant.
2020-05-21 15:23:29 -07:00
RISCVTargetObjectFile.h
[Target] Use Align in TargetLoweringObjectFile::getSectionForConstant.
2020-05-21 15:23:29 -07:00
RISCVTargetTransformInfo.cpp
[NFC][CostModel] Add TargetCostKind to relevant APIs
2020-05-05 10:35:54 +01:00
RISCVTargetTransformInfo.h
[NFC][CostModel] Add TargetCostKind to relevant APIs
2020-05-05 10:35:54 +01:00