Files
clang-p2996/llvm/test/CodeGen/AMDGPU/hazard-in-bundle.mir
Matt Arsenault 4b4496312e AMDGPU: Start adding MODE register uses to instructions
This is the groundwork required to implement strictfp. For now, this
should be NFC for regular instructoins (many instructions just gain an
extra use of a reserved register). Regalloc won't rematerialize
instructions with reads of physical registers, but we were suffering
from that anyway with the exec reads.

Should add it for all the related FP uses (possibly with some
extras). I did not add it to either the gpr index mode instructions
(or every single VALU instruction) since it's a ridiculous feature
already modeled as an arbitrary side effect.

Also work towards marking instructions with FP exceptions. This
doesn't actually set the bit yet since this would start to change
codegen. It seems nofpexcept is currently not implied from the regular
IR FP operations. Add it to some MIR tests where I think it might
matter.
2020-05-27 14:47:00 -04:00

67 lines
2.2 KiB
YAML

# RUN: llc -march=amdgcn -mcpu=gfx902 -verify-machineinstrs -run-pass post-RA-hazard-rec %s -o - | FileCheck -check-prefixes=GCN,XNACK,GFX9 %s
# RUN: llc -march=amdgcn -mcpu=gfx900 -verify-machineinstrs -run-pass post-RA-hazard-rec %s -o - | FileCheck -check-prefixes=GCN,NOXNACK,GFX9 %s
# RUN: llc -march=amdgcn -mcpu=gfx1010 -mattr=-WavefrontSize32,+WavefrontSize64 -verify-machineinstrs -run-pass post-RA-hazard-rec %s -o - | FileCheck -check-prefixes=GCN,NOXNACK,GFX10 %s
# GCN-LABEL: name: break_smem_clause_max_look_ahead_in_bundle
# GCN: S_LOAD_DWORDX2_IMM
# XNACK-NEXT: S_NOP
# NOXNACK-NOT: S_NOP
# GCN: S_LOAD_DWORDX2
# XNACK-NEXT: S_NOP
# NOXNACK-NOT: S_NOP
# GCN: }
---
name: break_smem_clause_max_look_ahead_in_bundle
body: |
bb.0:
BUNDLE implicit-def $sgpr6_sgpr7 {
$sgpr0_sgpr1 = S_LOAD_DWORDX2_IMM $sgpr10_sgpr11, 0, 0, 0
S_STORE_DWORD_IMM $sgpr8, $sgpr10_sgpr11, 0, 0, 0
S_STORE_DWORD_IMM $sgpr8, $sgpr10_sgpr11, 4, 0, 0
S_STORE_DWORD_IMM $sgpr8, $sgpr10_sgpr11, 8, 0, 0
S_STORE_DWORD_IMM $sgpr8, $sgpr10_sgpr11, 12, 0, 0
S_STORE_DWORD_IMM $sgpr8, $sgpr10_sgpr11, 16, 0, 0
$sgpr14_sgpr15 = S_LOAD_DWORDX2_IMM $sgpr12_sgpr13, 0, 0, 0
$sgpr16_sgpr17 = S_LOAD_DWORDX2_IMM $sgpr14_sgpr15, 0, 0, 0
}
S_ENDPGM 0
...
# GFX10-LABEL: name: hazard_smem_war_in_bundle
# GFX10: S_LOAD_DWORD_IMM
# GFX10-NEXT: $sgpr_null = S_MOV_B32 0
# GFX10: V_CMP_EQ_F32
---
name: hazard_smem_war_in_bundle
body: |
bb.0:
liveins: $sgpr0, $sgpr1, $vgpr0, $vgpr1
BUNDLE implicit-def $sgpr0_sgpr1 {
$sgpr2 = S_LOAD_DWORD_IMM $sgpr0_sgpr1, 0, 0, 0
$sgpr0_sgpr1 = V_CMP_EQ_F32_e64 0, $vgpr0, 0, $vgpr1, 1, implicit $mode, implicit $exec
}
S_ENDPGM 0
...
# GFX9-LABEL: name: hazard_ignore_dbg_label_in_bundle
# GFX9: DBG_LABEL 6
# GFX9-NEXT: S_NOP 0
# GFX9: S_SENDMSG 3, implicit $exec, implicit $m0
---
name: hazard_ignore_dbg_label_in_bundle
body: |
bb.0:
BUNDLE {
$m0 = S_MOV_B32 killed $sgpr12
DBG_LABEL 0
DBG_LABEL 1
DBG_LABEL 2
DBG_LABEL 3
DBG_LABEL 4
DBG_LABEL 5
DBG_LABEL 6
S_SENDMSG 3, implicit $exec, implicit $m0
}
S_ENDPGM 0
...