270c989f6f
Rewrite the register reading/writing tests to use explicit qRegisterInfo packets rather than relying on ARM registers being hardcoded in LLDB. While at it, use x86_64 for tests -- since it was easier for me to get the register lists from that architecture. Differential Revision: https://reviews.llvm.org/D111496
36 lines
808 B
YAML
36 lines
808 B
YAML
--- !ELF
|
|
FileHeader:
|
|
Class: ELFCLASS64
|
|
Data: ELFDATA2LSB
|
|
Type: ET_EXEC
|
|
Machine: EM_X86_64
|
|
Sections:
|
|
- Name: .text
|
|
Type: SHT_PROGBITS
|
|
Flags: [ SHF_ALLOC, SHF_EXECINSTR ]
|
|
Address: 0x1000
|
|
AddressAlign: 0x4
|
|
Content: "c3c3c3c3"
|
|
- Name: .data
|
|
Type: SHT_PROGBITS
|
|
Flags: [ SHF_ALLOC ]
|
|
Address: 0x2000
|
|
AddressAlign: 0x4
|
|
Content: "3232"
|
|
ProgramHeaders:
|
|
- Type: PT_LOAD
|
|
Flags: [ PF_X, PF_R ]
|
|
VAddr: 0x1000
|
|
PAddr: 0x1000
|
|
Align: 0x4
|
|
FirstSec: .text
|
|
LastSec: .text
|
|
- Type: PT_LOAD
|
|
Flags: [ PF_R, PF_W ]
|
|
VAddr: 0x2000
|
|
PAddr: 0x1004
|
|
Align: 0x4
|
|
FirstSec: .data
|
|
LastSec: .data
|
|
|