Jake Egan 37f23ea97f [AIX][PowerPC] Define __powerpc and __PPC macros ...

%%%
This patch defines the macros __powerpc and __PPC on AIX to be consistent with XL for AIX. See: https://www.ibm.com/docs/en/xl-c-and-cpp-aix/13.1.0?topic=macros-related-platform

Note: GCC does not currently define __powerpc and __PPC so users should prefer the __powerpc__ and __PPC__ forms.
%%%

Reviewed By: cebowleratibm

Differential Revision: https://reviews.llvm.org/D108917

2021-09-02 13:32:35 -04:00

..

AArch64.cpp

[SVE] Remove usage of getMaxVScale for AArch64, in favour of IR Attribute

2021-08-17 14:42:47 +01:00

AArch64.h

[SVE] Remove usage of getMaxVScale for AArch64, in favour of IR Attribute

2021-08-17 14:42:47 +01:00

AMDGPU.cpp

[openmp][nfc] Refactor GridValues

2021-08-23 16:19:11 +01:00

AMDGPU.h

[openmp][amdgpu] Initial gfx10 offloading implementation

2021-08-27 12:34:03 +01:00

ARC.cpp

…

ARC.h

[ARC] Add codegen for llvm.ctlz intrinsic for the ARC backend

2021-08-06 12:18:06 -07:00

ARM.cpp

[Clang] Introduce Swift async calling convention.

2021-07-09 11:50:10 -07:00

ARM.h

[ARM][AArch64] Require appropriate features for crypto algorithms

2021-04-28 16:26:18 +01:00

AVR.cpp

[clang][AVR] Redefine [u]int16_t to be compatible with avr-gcc

2021-05-18 07:06:12 +08:00

AVR.h

[clang][AVR] Redefine [u]int16_t to be compatible with avr-gcc

2021-05-18 07:06:12 +08:00

BPF.cpp

[BPF] add support for 32 bit registers in inline asm

2021-05-16 11:01:47 -07:00

BPF.h

[BPF] add support for 32 bit registers in inline asm

2021-05-16 11:01:47 -07:00

Hexagon.cpp

[Hexagon] Add HVX and control register names to Hexagon target

2021-06-14 17:14:37 -05:00

Hexagon.h

…

Lanai.cpp

…

Lanai.h

…

Le64.cpp

…

Le64.h

…

M68k.cpp

[M68k] Update pointer data layout

2021-08-27 11:47:27 +01:00

M68k.h

[cfe] Support target-specific escaped character in inline asm

2021-05-24 21:39:21 -07:00

Mips.cpp

…

Mips.h

…

MSP430.cpp

…

MSP430.h

…

NVPTX.cpp

[CUDA] Add support for CUDA-11.4

2021-08-23 13:24:46 -07:00

NVPTX.h

[openmp][nfc] Refactor GridValues

2021-08-23 16:19:11 +01:00

OSTargets.cpp

[clang][darwin] add support for Mac Catalyst availability

2021-07-20 12:51:57 -07:00

OSTargets.h

Revert "[CLANG][PATCH][FPEnv] Add support for option -ffp-eval-method and extend #pragma float_control similarly"

2021-09-01 04:48:50 -07:00

PNaCl.cpp

…

PNaCl.h

…

PPC.cpp

[AIX][PowerPC] Define __powerpc and __PPC macros

2021-09-02 13:32:35 -04:00

PPC.h

[PowerPC][NFC] Power ISA features for Semachecking

2021-07-13 13:13:34 -05:00

RISCV.cpp

[RISCV] Rename vector inline constraint from 'v' to 'vr' and 'vm' in IR.

2021-08-01 05:58:17 +08:00

RISCV.h

[Clang][RISCV] Implement getConstraintRegister for RISC-V

2021-08-26 17:43:43 +01:00

Sparc.cpp

…

Sparc.h

…

SPIR.cpp

…

SPIR.h

[clang][PATCH][nfc] Refactor TargetInfo::adjust to pass DiagnosticsEngine to allow diagnostics on target-unsupported options

2021-06-29 13:26:23 -04:00

SystemZ.cpp

[SystemZ] Add support for new cpu architecture - arch14

2021-07-26 16:57:28 +02:00

SystemZ.h

[SystemZ] Add support for new cpu architecture - arch14

2021-07-26 16:57:28 +02:00

TCE.cpp

…

TCE.h

[SYCL] Enable opencl_global_[host,device] attributes for SYCL

2021-05-18 10:27:35 +03:00

VE.cpp

…

VE.h

…

WebAssembly.cpp

[clang][PATCH][nfc] Refactor TargetInfo::adjust to pass DiagnosticsEngine to allow diagnostics on target-unsupported options

2021-06-29 13:26:23 -04:00

WebAssembly.h

[WebAssembly] Implementation of global.get/set for reftypes in LLVM IR

2021-07-22 22:07:24 +02:00

X86.cpp

[NFC][clang] Move IR-independent parts of target MV support to X86TargetParser.cpp

2021-08-30 09:48:48 -07:00

X86.h

Revert "[CLANG][PATCH][FPEnv] Add support for option -ffp-eval-method and extend #pragma float_control similarly"

2021-09-01 04:48:50 -07:00

XCore.cpp

…

XCore.h

…