caio/clang-p2996
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
ef2cdfe393d01cd4935c806387ac912b5a2c8ced
clang-p2996/llvm/lib/Target/AArch64
History
Florian Mayer abf8ed8a82 [hwasan] Support more complicated lifetimes. 
This is important as with exceptions enabled, non-POD allocas often have
two lifetime ends: the exception handler, and the normal one.

Reviewed By: eugenis

Differential Revision: https://reviews.llvm.org/D108365
2021-09-03 10:29:50 +01:00
..
AsmParser
[AArch64][SME] Support NEON vector to GPR integer moves in streaming mode
2021-09-03 07:59:17 +00:00
Disassembler
[AArch64][SME] Support NEON vector to GPR integer moves in streaming mode
2021-09-03 07:59:17 +00:00
GISel
[AArch64][GlobalISel] Support for folding G_ROTR as shifted operands.
2021-09-02 21:37:24 -07:00
MCTargetDesc
[AArch64][SME] Disable NEON in streaming mode
2021-08-16 07:56:48 +00:00
TargetInfo
…
Utils
[AArch64][SVE] Add API for conversion between SVE predicate pattern and element number. NFC
2021-08-27 20:03:48 +08:00
AArch64.h
[AArch64][GlobalISel] Create a new minimal combiner pass just for -O0.
2021-05-07 17:01:27 -07:00
AArch64.td
[AArch64][SME] Introduce feature for streaming mode
2021-07-30 07:30:45 +00:00
AArch64A53Fix835769.cpp
…
AArch64A57FPLoadBalancing.cpp
[llvm] Migrate llvm::make_unique to std::make_unique
2019-08-15 15:54:37 +00:00
AArch64AdvSIMDScalarPass.cpp
[AArch64] Update a code comment incorrectly referring to zero_reg. NFC
2020-08-20 14:36:59 +02:00
AArch64AsmPrinter.cpp
[AArch64] Legalize MVT::i64x8 in DAG isel lowering
2021-07-31 09:51:28 +01:00
AArch64BranchTargets.cpp
[AArch64] Fix for BTI landing pad insertion with PAC-RET+bkey.
2021-04-23 10:07:25 +02:00
AArch64CallingConvention.cpp
[clang][AArch64] Correctly align HFA arguments when passed on the stack
2021-04-15 22:58:14 +01:00
AArch64CallingConvention.h
…
AArch64CallingConvention.td
[AArch64] Replace unneeded CCAssignToRegWithShadow with CCAssignToReg
2021-08-21 16:33:29 -07:00
AArch64CleanupLocalDynamicTLSPass.cpp
[CallSiteInfo] Handle bundles when updating call site info
2020-02-27 13:57:06 +01:00
AArch64CollectLOH.cpp
[AArch64] Fix emitting an AdrpAddLdr LOH when there's a potential clobber of the
2021-03-01 13:52:57 -08:00
AArch64Combine.td
[AArch64][GlobalISel] Add ptradd_immed_chain combine to post-legalizer combiner.
2021-08-11 13:59:23 -07:00
AArch64CompressJumpTables.cpp
[AArch64] Don't try to compress jump tables if there are any inline asm instructions.
2020-12-10 12:20:02 -08:00
AArch64CondBrTuning.cpp
[AArch64CondBrTuning] Ignore debug insts when scanning for NZCV clobbers [10/14]
2020-04-22 17:03:40 -07:00
AArch64ConditionalCompares.cpp
DomTree: Remove getChildren() accessor
2020-07-06 21:58:11 +02:00
AArch64ConditionOptimizer.cpp
MachineBasicBlock::updateTerminator now requires an explicit layout successor.
2020-06-06 22:30:51 -04:00
AArch64DeadRegisterDefinitionsPass.cpp
…
AArch64ExpandImm.cpp
[AArch64] Fix some coding standard issues related to namespace llvm
2021-05-05 15:27:16 -07:00
AArch64ExpandImm.h
…
AArch64ExpandPseudoInsts.cpp
[AArch64][SVE] Break false dependencies for inactive lanes of unary operations
2021-07-26 15:01:21 +00:00
AArch64FalkorHWPFFix.cpp
…
AArch64FastISel.cpp
[AArch64] Optimize overflow checks for [s|u]mul.with.overflow.i32.
2021-07-12 15:30:42 -07:00
AArch64FrameLowering.cpp
[AArch64] Fix Local Deallocation for Homogeneous Prolog/Epilog
2021-07-25 10:51:11 -07:00
AArch64FrameLowering.h
[NFC] Fix a few whitespace issues and typos.
2021-07-04 11:49:58 +01:00
AArch64GenRegisterBankInfo.def
AArch64: support i128 cmpxchg in GlobalISel.
2021-05-14 10:41:38 +01:00
AArch64InstrAtomics.td
[AArch64] Fix i128 cmpxchg using ldxp/stxp.
2021-07-20 12:38:12 -07:00
AArch64InstrFormats.td
[AArch64][SME] Support NEON vector to GPR integer moves in streaming mode
2021-09-03 07:59:17 +00:00
AArch64InstrGISel.td
AArch64: support i128 cmpxchg in GlobalISel.
2021-05-14 10:41:38 +01:00
AArch64InstrInfo.cpp
[InstrInfo] Use 64-bit immediates for analyzeCompare() (NFCI)
2021-08-30 19:46:04 +02:00
AArch64InstrInfo.h
[InstrInfo] Use 64-bit immediates for analyzeCompare() (NFCI)
2021-08-30 19:46:04 +02:00
AArch64InstrInfo.td
Teach the AArch64 backend patterns to generate the EOR3 instruction.
2021-08-30 20:01:08 +00:00
AArch64ISelDAGToDAG.cpp
[AArch64] AArch64DAGToDAGISel::tryReadRegister/tryWriteRegister - don't dereference dyn_cast<> results.
2021-08-17 18:40:59 +01:00
AArch64ISelLowering.cpp
[AArch64][ISel] NFC: DAG.getMachineFunction() -> MF
2021-09-03 07:59:17 +00:00
AArch64ISelLowering.h
[AArch64] Lower fpto*i.sat intrinsics for NEON.
2021-08-26 15:37:00 +01:00
AArch64LoadStoreOptimizer.cpp
AArch64: don't form indexed paired ops if base reg overlaps operands.
2021-08-20 11:39:38 +01:00
AArch64LowerHomogeneousPrologEpilog.cpp
[CodeGen] Add missing includes (NFC)
2021-06-06 15:48:27 +02:00
AArch64MachineFunctionInfo.cpp
[llvm] Rename StringRef _lower() method calls to _insensitive()
2021-06-25 00:22:01 +03:00
AArch64MachineFunctionInfo.h
IR/AArch64/X86: add "swifttailcc" calling convention.
2021-05-17 10:48:34 +01:00
AArch64MacroFusion.cpp
[AArch64] Fix some coding standard issues related to namespace llvm
2021-05-05 15:27:16 -07:00
AArch64MacroFusion.h
[llvm] Add missing header guards (NFC)
2021-01-30 09:53:42 -08:00
AArch64MCInstLower.cpp
[AArch64][ELF] Prefer to lower MC_GlobalAddress operands to .Lfoo$local
2021-05-07 09:44:26 -07:00
AArch64MCInstLower.h
…
AArch64PBQPRegAlloc.cpp
[NFCI] Move DEBUG_TYPE definition below #includes
2021-05-30 17:31:01 +08:00
AArch64PBQPRegAlloc.h
…
AArch64PerfectShuffle.h
…
AArch64PfmCounters.td
…
AArch64PromoteConstant.cpp
[AArch64] Don't promote constants with float ConstantExpr.
2020-05-13 23:31:47 +01:00
AArch64RedundantCopyElimination.cpp
[AArch64] Fix Copy Elemination for negative values
2020-12-18 13:30:46 +00:00
AArch64RegisterBanks.td
AArch64: support i128 cmpxchg in GlobalISel.
2021-05-14 10:41:38 +01:00
AArch64RegisterInfo.cpp
[AArch64][SME] Add load and store instructions
2021-07-16 10:11:10 +00:00
AArch64RegisterInfo.h
Change materializeFrameBaseRegister() to return register
2021-01-22 15:51:06 -08:00
AArch64RegisterInfo.td
[AArch64][SVE] NFC: Remove unused p0-p7 with element size predicates
2021-08-10 07:56:22 +00:00
AArch64SchedA53.td
[AArch64] Correct store ReadAdrBase operand
2021-08-23 21:07:55 +01:00
AArch64SchedA55.td
[AArch64] Correct store ReadAdrBase operand
2021-08-23 21:07:55 +01:00
AArch64SchedA57.td
[AArch64] Correct store ReadAdrBase operand
2021-08-23 21:07:55 +01:00
AArch64SchedA57WriteRes.td
…
AArch64SchedA64FX.td
[AArch64] Correct store ReadAdrBase operand
2021-08-23 21:07:55 +01:00
AArch64SchedCyclone.td
[AArch64] Correct store ReadAdrBase operand
2021-08-23 21:07:55 +01:00
AArch64SchedExynosM3.td
[AArch64] Correct store ReadAdrBase operand
2021-08-23 21:07:55 +01:00
AArch64SchedExynosM4.td
[AArch64] Correct store ReadAdrBase operand
2021-08-23 21:07:55 +01:00
AArch64SchedExynosM5.td
[AArch64] Correct store ReadAdrBase operand
2021-08-23 21:07:55 +01:00
AArch64SchedFalkor.td
[AArch64] Correct store ReadAdrBase operand
2021-08-23 21:07:55 +01:00
AArch64SchedFalkorDetails.td
…
AArch64SchedKryo.td
[AArch64] Correct store ReadAdrBase operand
2021-08-23 21:07:55 +01:00
AArch64SchedKryoDetails.td
…
AArch64SchedPredExynos.td
…
AArch64SchedPredicates.td
…
AArch64SchedThunderX2T99.td
[AArch64] Correct store ReadAdrBase operand
2021-08-23 21:07:55 +01:00
AArch64SchedThunderX3T110.td
[AArch64] Correct store ReadAdrBase operand
2021-08-23 21:07:55 +01:00
AArch64SchedThunderX.td
[AArch64] Correct store ReadAdrBase operand
2021-08-23 21:07:55 +01:00
AArch64SchedTSV110.td
[AArch64] Correct store ReadAdrBase operand
2021-08-23 21:07:55 +01:00
AArch64Schedule.td
[AArch64] Correct store ReadAdrBase operand
2021-08-23 21:07:55 +01:00
AArch64SelectionDAGInfo.cpp
[AArch64][SVE] Add patterns to generate FMLA/FMLS/FNMLA/FNMLS/FMAD
2021-02-18 16:55:16 +00:00
AArch64SelectionDAGInfo.h
[AArch64][SVE] Add patterns to generate FMLA/FMLS/FNMLA/FNMLS/FMAD
2021-02-18 16:55:16 +00:00
AArch64SIMDInstrOpt.cpp
[AArch64] reuse another map iterator. NFC
2020-09-28 11:30:21 -07:00
AArch64SLSHardening.cpp
[ARM][AArch64] SLSHardening: make non-comdat thunks possible
2021-05-20 17:07:05 +02:00
AArch64SMEInstrInfo.td
[AArch64][SME] Add zero instruction
2021-07-27 08:35:45 +00:00
AArch64SpeculationHardening.cpp
…
AArch64StackTagging.cpp
[hwasan] Support more complicated lifetimes.
2021-09-03 10:29:50 +01:00
AArch64StackTaggingPreRA.cpp
[llvm][clang][NFC] updates inline licence info
2021-08-11 02:48:53 +00:00
AArch64StorePairSuppress.cpp
…
AArch64Subtarget.cpp
[AArch64][SVE] Wire up vscale_range attribute to SVE min/max vector queries
2021-06-21 13:00:36 +01:00
AArch64Subtarget.h
[AArch64][SME] Introduce feature for streaming mode
2021-07-30 07:30:45 +00:00
AArch64SVEInstrInfo.td
[AArch64] Generate SMOV in place of sext(fmov(...))
2021-08-25 15:23:22 +01:00
AArch64SystemOperands.td
[AArch64][SME] Add system registers and related instructions
2021-07-20 08:06:26 +00:00
AArch64TargetMachine.cpp
Fix typo in help text for -aarch64-enable-branch-targets.
2021-07-05 16:15:40 +01:00
AArch64TargetMachine.h
Support addrspacecast initializers with isNoopAddrSpaceCast
2020-07-31 10:42:43 -04:00
AArch64TargetObjectFile.cpp
[X86] Reland D71360 Clean up UseInitArray initialization for X86ELFTargetObjectFile
2020-03-20 21:57:34 -07:00
AArch64TargetObjectFile.h
[llvm][ELF][AArch64] Handle R_AARCH64_PLT32 relocation
2020-06-10 11:34:16 -07:00
AArch64TargetTransformInfo.cpp
[SVE] Fix the FP arithmetic instruction costs for SVE
2021-09-02 09:55:13 +01:00
AArch64TargetTransformInfo.h
Recommit "[LoopVectorize][AArch64] Enable ordered reductions by default for AArch64"
2021-08-23 11:25:27 +01:00
CMakeLists.txt
[AArch64][GlobalISel] Create a new minimal combiner pass just for -O0.
2021-05-07 17:01:27 -07:00
SMEInstrFormats.td
[AArch64][SME] Add zero instruction
2021-07-27 08:35:45 +00:00
SVEInstrFormats.td
[AArch64][SME] Support ptrue(s) in streaming mode
2021-08-11 07:49:36 +00:00
SVEIntrinsicOpts.cpp
[llvm][clang][NFC] updates inline licence info
2021-08-11 02:48:53 +00:00