754520a2bf
Regsier hints when copying to a UACC register do not always produce VSRp registers. This patch makes sure that we do not produce hints in cases where the subregsiter of the UACC is not a VSRp. Reviewed By: nemanjai, #powerpc Differential Revision: https://reviews.llvm.org/D107101
23 lines
1.1 KiB
LLVM
23 lines
1.1 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc -verify-machineinstrs -mtriple powerpc64le-unknown-linux-gnu \
|
|
; RUN: -mcpu=pwr10 -ppc-vsr-nums-as-vr -ppc-asm-full-reg-names < %s \
|
|
; RUN: | FileCheck %s
|
|
|
|
define void @copy_novsrp() local_unnamed_addr {
|
|
; CHECK-LABEL: copy_novsrp:
|
|
; CHECK: # %bb.0: # %dmblvi_entry
|
|
; CHECK-NEXT: xxlxor v2, v2, v2
|
|
; CHECK-NEXT: xxlxor vs0, vs0, vs0
|
|
; CHECK-NEXT: xxlor vs3, v2, v2
|
|
; CHECK-NEXT: stxv vs1, 0(0)
|
|
dmblvi_entry:
|
|
%0 = tail call <512 x i1> @llvm.ppc.mma.assemble.acc(<16 x i8> zeroinitializer, <16 x i8> undef, <16 x i8> undef, <16 x i8> zeroinitializer)
|
|
%1 = tail call { <16 x i8>, <16 x i8>, <16 x i8>, <16 x i8> } @llvm.ppc.mma.disassemble.acc(<512 x i1> %0)
|
|
%2 = extractvalue { <16 x i8>, <16 x i8>, <16 x i8>, <16 x i8> } %1, 2
|
|
store <16 x i8> %2, <16 x i8>* null, align 1
|
|
unreachable
|
|
}
|
|
|
|
declare <512 x i1> @llvm.ppc.mma.assemble.acc(<16 x i8>, <16 x i8>, <16 x i8>, <16 x i8>)
|
|
declare { <16 x i8>, <16 x i8>, <16 x i8>, <16 x i8> } @llvm.ppc.mma.disassemble.acc(<512 x i1>)
|