ba627a32e1
This patch includes the following updates to the load/store refactoring effort introduced in D93370: - Update various VSX patterns that use to "force" an XForm, to instead just XForm. This allows the ability for the patterns to compute the most optimal addressing mode (and to produce a DForm instruction when possible) - Update pattern and test case for the LXVD2X/STXVD2X intrinsics - Update LIT test cases that use to use the XForm instruction to use the DForm instruction Differential Revision: https://reviews.llvm.org/D95115
100 lines
2.9 KiB
LLVM
100 lines
2.9 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc -mcpu=pwr9 -verify-machineinstrs -ppc-vsr-nums-as-vr -ppc-asm-full-reg-names \
|
|
; RUN: -mtriple=powerpc64le-unknown-linux-gnu < %s | FileCheck %s --check-prefix=P9LE
|
|
; RUN: llc -mcpu=pwr9 -verify-machineinstrs -ppc-vsr-nums-as-vr -ppc-asm-full-reg-names \
|
|
; RUN: -mtriple=powerpc64-unknown-linux-gnu < %s | FileCheck %s --check-prefix=P9BE
|
|
; RUN: llc -mcpu=pwr8 -verify-machineinstrs -ppc-vsr-nums-as-vr -ppc-asm-full-reg-names \
|
|
; RUN: -mtriple=powerpc64le-unknown-linux-gnu < %s | FileCheck %s --check-prefix=P8LE
|
|
; RUN: llc -mcpu=pwr8 -verify-machineinstrs -ppc-vsr-nums-as-vr -ppc-asm-full-reg-names \
|
|
; RUN: -mtriple=powerpc64-unknown-linux-gnu < %s | FileCheck %s --check-prefix=P8BE
|
|
|
|
define void @test_liwzx1(<1 x float>* %A, <1 x float>* %B, <1 x float>* %C) {
|
|
; P9LE-LABEL: test_liwzx1:
|
|
; P9LE: # %bb.0:
|
|
; P9LE-NEXT: lfs f0, 0(r3)
|
|
; P9LE-NEXT: lfs f1, 0(r4)
|
|
; P9LE-NEXT: xsaddsp f0, f0, f1
|
|
; P9LE-NEXT: stfs f0, 0(r5)
|
|
; P9LE-NEXT: blr
|
|
;
|
|
; P9BE-LABEL: test_liwzx1:
|
|
; P9BE: # %bb.0:
|
|
; P9BE-NEXT: lfs f0, 0(r3)
|
|
; P9BE-NEXT: lfs f1, 0(r4)
|
|
; P9BE-NEXT: xsaddsp f0, f0, f1
|
|
; P9BE-NEXT: stfs f0, 0(r5)
|
|
; P9BE-NEXT: blr
|
|
;
|
|
; P8LE-LABEL: test_liwzx1:
|
|
; P8LE: # %bb.0:
|
|
; P8LE-NEXT: lfs f0, 0(r3)
|
|
; P8LE-NEXT: lfs f1, 0(r4)
|
|
; P8LE-NEXT: xsaddsp f0, f0, f1
|
|
; P8LE-NEXT: stfs f0, 0(r5)
|
|
; P8LE-NEXT: blr
|
|
;
|
|
; P8BE-LABEL: test_liwzx1:
|
|
; P8BE: # %bb.0:
|
|
; P8BE-NEXT: lfs f0, 0(r3)
|
|
; P8BE-NEXT: lfs f1, 0(r4)
|
|
; P8BE-NEXT: xsaddsp f0, f0, f1
|
|
; P8BE-NEXT: stfs f0, 0(r5)
|
|
; P8BE-NEXT: blr
|
|
|
|
|
|
|
|
%a = load <1 x float>, <1 x float>* %A
|
|
%b = load <1 x float>, <1 x float>* %B
|
|
%X = fadd <1 x float> %a, %b
|
|
store <1 x float> %X, <1 x float>* %C
|
|
ret void
|
|
}
|
|
|
|
define <1 x float>* @test_liwzx2(<1 x float>* %A, <1 x float>* %B, <1 x float>* %C) {
|
|
; P9LE-LABEL: test_liwzx2:
|
|
; P9LE: # %bb.0:
|
|
; P9LE-NEXT: lfs f0, 0(r3)
|
|
; P9LE-NEXT: mr r3, r5
|
|
; P9LE-NEXT: lfs f1, 0(r4)
|
|
; P9LE-NEXT: xssubsp f0, f0, f1
|
|
; P9LE-NEXT: stfs f0, 0(r5)
|
|
; P9LE-NEXT: blr
|
|
;
|
|
; P9BE-LABEL: test_liwzx2:
|
|
; P9BE: # %bb.0:
|
|
; P9BE-NEXT: lfs f0, 0(r3)
|
|
; P9BE-NEXT: mr r3, r5
|
|
; P9BE-NEXT: lfs f1, 0(r4)
|
|
; P9BE-NEXT: xssubsp f0, f0, f1
|
|
; P9BE-NEXT: stfs f0, 0(r5)
|
|
; P9BE-NEXT: blr
|
|
;
|
|
; P8LE-LABEL: test_liwzx2:
|
|
; P8LE: # %bb.0:
|
|
; P8LE-NEXT: lfs f0, 0(r3)
|
|
; P8LE-NEXT: lfs f1, 0(r4)
|
|
; P8LE-NEXT: mr r3, r5
|
|
; P8LE-NEXT: xssubsp f0, f0, f1
|
|
; P8LE-NEXT: stfs f0, 0(r5)
|
|
; P8LE-NEXT: blr
|
|
;
|
|
; P8BE-LABEL: test_liwzx2:
|
|
; P8BE: # %bb.0:
|
|
; P8BE-NEXT: lfs f0, 0(r3)
|
|
; P8BE-NEXT: lfs f1, 0(r4)
|
|
; P8BE-NEXT: mr r3, r5
|
|
; P8BE-NEXT: xssubsp f0, f0, f1
|
|
; P8BE-NEXT: stfs f0, 0(r5)
|
|
; P8BE-NEXT: blr
|
|
|
|
|
|
|
|
|
|
|
|
%a = load <1 x float>, <1 x float>* %A
|
|
%b = load <1 x float>, <1 x float>* %B
|
|
%X = fsub <1 x float> %a, %b
|
|
store <1 x float> %X, <1 x float>* %C
|
|
ret <1 x float>* %C
|
|
}
|