This website requires JavaScript.
Explore
Help
Register
Sign In
caio
/
clang-p2996
Watch
1
Star
0
Fork
0
You've already forked clang-p2996
Code
Issues
Pull Requests
Actions
Packages
Projects
Releases
Wiki
Activity
Files
ef2cdfe393d01cd4935c806387ac912b5a2c8ced
clang-p2996
/
llvm
/
test
/
Transforms
/
PhaseOrdering
History
Dávid Bolvanský
00f8aecf6e
[NFC] Added testcase for PR40750
2021-09-02 22:44:03 +02:00
..
AArch64
[PhaseOrdering] Add test for missed vectorization with vector::at calls.
2021-08-16 09:43:30 +01:00
ARM
[ARM] Workaround tailpredication min/max costmodel
2021-08-30 19:19:51 +01:00
X86
[AggressiveInstCombine] Add logical shift right instr to
TruncInstCombine
DAG
2021-08-18 22:20:58 +03:00
2010-03-22-empty-baseclass.ll
…
assume-explosion.ll
…
basic.ll
…
bitfield-bittests.ll
…
d83507-knowledge-retention-bug.ll
…
expect.ll
…
gdce.ll
…
globalaa-retained.ll
…
inlining-alignment-assumptions.ll
[LLVM IR] Allow volatile stores to trap.
2021-07-26 10:51:00 -07:00
instcombine-sroa-inttoptr.ll
…
lifetime-sanitizer.ll
…
loop-rotation-vs-common-code-hoisting.ll
…
lto-licm.ll
…
min-max-abs-cse.ll
…
minmax.ll
…
openmp-opt-module.ll
[OpenMP] Create custom state machines for generic target regions
2021-07-10 17:57:08 -05:00
partialord-ule.ll
…
pr32544.ll
…
pr36760.ll
…
pr39282.ll
…
pr40750.ll
[NFC] Added testcase for PR40750
2021-09-02 22:44:03 +02:00
pr44461-br-to-switch-rotate.ll
…
pr45682.ll
…
pr45687.ll
…
PR6627.ll
…
reassociate-after-unroll.ll
…
rotate.ll
…
scev-custom-dl.ll
…
scev.ll
…
simplifycfg-options.ll
…
two-shifts-by-sext.ll
…
unsigned-multiply-overflow-check.ll
…
vector-trunc-inseltpoison.ll
…
vector-trunc.ll
…