Files
clang-p2996/llvm/test/CodeGen/ARM
Pavel Iliin b9a6fb6428 [ARM] VBIT/VBIF support added.
Vector bitwise selects are matched by pseudo VBSP instruction
and expanded to VBSL/VBIT/VBIF after register allocation
depend on operands registers to minimize extra copies.
2020-07-16 11:25:53 +01:00
..
2020-01-07 16:51:11 +00:00
2020-06-18 17:26:24 +01:00
2020-02-24 14:19:21 +00:00
2020-05-14 16:46:16 +01:00
2020-07-16 11:25:53 +01:00
2020-07-16 11:25:53 +01:00
2020-04-09 10:36:00 +01:00
2019-12-12 13:51:39 +00:00
2020-03-31 10:11:36 +01:00
2020-02-20 13:54:43 +00:00
2020-01-21 10:40:17 +00:00
2020-07-16 11:25:53 +01:00
2019-11-04 13:37:01 +00:00
2020-07-16 11:25:53 +01:00