Craig Topper
ebe7265b14
[Mips] Fix fast isel for i16 bswap. ( #103398 )
...
We need to mask the SRL result to 8 bits before ORing in the SLL. This
is needed in case bits 23:16 of the input aren't zero. They will have
been shifted into bits 15:8.
We don't need to AND the result with 0xffff. It's ok if the upper 16
bits of the register are garbage.
Fixes #103035 .
2024-08-16 14:54:51 -07:00
..
2024-02-06 09:23:33 -08:00
2024-08-16 14:54:51 -07:00
2024-06-14 20:56:43 +02:00
2024-02-06 09:23:33 -08:00
2024-08-09 18:55:21 +01:00
2024-06-04 08:31:03 +02:00
2024-05-23 22:27:17 +08:00
2024-04-24 22:31:51 +08:00
2023-09-16 17:09:41 +08:00
2024-03-18 10:37:59 -04:00
2024-08-12 13:47:27 -07:00
2024-06-04 09:23:52 +08:00
2024-05-08 17:30:14 +08:00
2024-08-15 14:09:36 +08:00
2023-12-29 14:53:55 +05:30
2023-12-29 14:53:55 +05:30
2024-02-14 12:48:55 -08:00
2024-02-05 14:07:09 +01:00
2024-02-05 14:07:09 +01:00
2024-02-26 22:08:36 -08:00
2024-02-06 09:23:33 -08:00
2023-11-16 11:12:10 +00:00
2024-02-05 14:07:09 +01:00
2024-05-23 22:27:17 +08:00
2024-02-05 14:07:09 +01:00
2023-10-24 20:27:39 -07:00
2024-03-20 14:18:24 +08:00
2023-12-29 14:53:55 +05:30
2023-12-07 10:33:03 +00:00
2024-02-06 09:23:33 -08:00
2024-08-14 08:44:57 -07:00
2024-01-09 10:42:34 -08:00