caio/clang-p2996
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
f99d254aaec791dfd9dfd8ac9d6a15db1088822a
clang-p2996/llvm/lib/Target/RISCV
History
Alex Bradbury 7cb3cd34e8 [RISCV] Implement getExprForFDESymbol to ensure RISCV_32_PCREL is used for the FDE location 
Follow binutils in using RISCV_32_PCREL for the FDE initial location. As
explained in the relevant binutils commit
<a6cbf936e3>,
the ADD/SUB pair of relocations is problematic in the presence of linker
relaxation.

This patch has the same end goal as D64715 but includes test changes and
avoids adding a new global VariantKind to MCExpr.h (preferring
RISCVMCExpr VKs like the rest of the RISC-V backend).

Differential Revision: https://reviews.llvm.org/D66419

llvm-svn: 369375
2019-08-20 12:32:31 +00:00
..
AsmParser
[RISCV] Convert registers from unsigned to Register
2019-08-16 14:27:50 +00:00
Disassembler
[RISCV] Convert registers from unsigned to Register
2019-08-16 14:27:50 +00:00
MCTargetDesc
[RISCV] Implement getExprForFDESymbol to ensure RISCV_32_PCREL is used for the FDE location
2019-08-20 12:32:31 +00:00
TargetInfo
Revert CMake: Make most target symbols hidden by default
2019-06-11 03:21:13 +00:00
Utils
[RISCV] Avoid signed integer overflow UB in RISCVMatInt::generateInstSeq
2019-07-18 04:02:58 +00:00
CMakeLists.txt
[RISCV] Add RISCV-specific TargetTransformInfo
2019-06-21 13:36:09 +00:00
LLVMBuild.txt
[RISCV] Add RISCV-specific TargetTransformInfo
2019-06-21 13:36:09 +00:00
RISCV.h
…
RISCV.td
[RISCV][NFC] Replace hard-coded CSR duplication with symbolic references
2019-07-05 12:16:40 +00:00
RISCVAsmPrinter.cpp
[RISCV] Support z and i operand modifiers
2019-07-08 05:00:26 +00:00
RISCVCallingConv.td
[RISCV] Add codegen support for ilp32f, ilp32d, lp64f, and lp64d ("hard float") ABIs
2019-03-30 17:59:30 +00:00
RISCVExpandPseudoInsts.cpp
[RISCV] Convert registers from unsigned to Register
2019-08-16 14:27:50 +00:00
RISCVFrameLowering.cpp
[RISCV] Convert registers from unsigned to Register
2019-08-16 14:27:50 +00:00
RISCVFrameLowering.h
[RISCV] Convert registers from unsigned to Register
2019-08-16 14:27:50 +00:00
RISCVInstrFormats.td
…
RISCVInstrFormatsC.td
…
RISCVInstrInfo.cpp
[RISCV] Convert registers from unsigned to Register
2019-08-16 14:27:50 +00:00
RISCVInstrInfo.h
[RISCV] Convert registers from unsigned to Register
2019-08-16 14:27:50 +00:00
RISCVInstrInfo.td
[RISCV] Match GNU tools canonical JALR and add aliases
2019-07-16 04:56:43 +00:00
RISCVInstrInfoA.td
[RISCV] Add Custom Parser for Atomic Memory Operands
2019-08-01 12:42:31 +00:00
RISCVInstrInfoC.td
…
RISCVInstrInfoD.td
[RISCV] Add seto pattern expansion
2019-04-01 09:54:14 +00:00
RISCVInstrInfoF.td
[RISCV][NFC] Replace hard-coded CSR duplication with symbolic references
2019-07-05 12:16:40 +00:00
RISCVInstrInfoM.td
…
RISCVISelDAGToDAG.cpp
[RISCV] Lower inline asm constraint A for RISC-V
2019-08-16 10:28:34 +00:00
RISCVISelLowering.cpp
[RISCV] Convert registers from unsigned to Register
2019-08-16 14:27:50 +00:00
RISCVISelLowering.h
[RISCV] Lower inline asm constraint A for RISC-V
2019-08-16 10:28:34 +00:00
RISCVMachineFunctionInfo.h
[RISCV] Delete a ctor that is commented out. NFC
2019-07-05 08:25:14 +00:00
RISCVMCInstLower.cpp
[RISCV] Add lowering of global TLS addresses
2019-06-19 08:40:59 +00:00
RISCVMergeBaseOffset.cpp
[RISCV] Convert registers from unsigned to Register
2019-08-16 14:27:50 +00:00
RISCVRegisterInfo.cpp
[risc-v] Apply llvm-prefer-register-over-unsigned from clang-tidy to LLVM
2019-08-12 22:41:02 +00:00
RISCVRegisterInfo.h
CodeGen: Introduce a class for registers
2019-06-24 15:50:29 +00:00
RISCVRegisterInfo.td
[RISCV] Allow fp as an alias of s0
2019-03-11 21:35:26 +00:00
RISCVSubtarget.cpp
[RISCV] Add basic RV32E definitions and MC layer support
2019-03-22 11:21:40 +00:00
RISCVSubtarget.h
[RISCV] Add basic RV32E definitions and MC layer support
2019-03-22 11:21:40 +00:00
RISCVSystemOperands.td
[RISCV][NFC] Replace hard-coded CSR duplication with symbolic references
2019-07-05 12:16:40 +00:00
RISCVTargetMachine.cpp
[llvm] Migrate llvm::make_unique to std::make_unique
2019-08-15 15:54:37 +00:00
RISCVTargetMachine.h
[RISCV] Add RISCV-specific TargetTransformInfo
2019-06-21 13:36:09 +00:00
RISCVTargetObjectFile.cpp
[RISCV] Put data smaller than eight bytes to small data section
2019-04-11 04:59:13 +00:00
RISCVTargetObjectFile.h
[RISCV] Put data smaller than eight bytes to small data section
2019-04-11 04:59:13 +00:00
RISCVTargetTransformInfo.cpp
[RISCV] Fix RISCVTTIImpl::getIntImmCost for immediates where getMinSignedBits() > 64
2019-07-09 10:56:18 +00:00
RISCVTargetTransformInfo.h
[RISCV] Add RISCV-specific TargetTransformInfo
2019-06-21 13:36:09 +00:00