103cc914d6
`asm` always has AT&T-style input (`asm inteldialect` has Intel-style asm
input), so EmitGCCInlineAsmStr() always has to pick the same variant since it
cares about the input asm string, not the output asm string.
For PowerPC, that default variant is 1. For other targets, it's 0.
Without this, the included test case errors out with
error: unknown use of instruction mnemonic without a size suffix
mov rax, rbx
since it picks the intel branch and then tries to interpret it as AT&T
when selecting intel-style output with `-x86-asm-syntax=intel`.
Differential Revision: https://reviews.llvm.org/D113894
77 lines
2.5 KiB
C++
77 lines
2.5 KiB
C++
//===-- PPCTargetMachine.h - Define TargetMachine for PowerPC ---*- C++ -*-===//
|
|
//
|
|
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
|
|
// See https://llvm.org/LICENSE.txt for license information.
|
|
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file declares the PowerPC specific subclass of TargetMachine.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef LLVM_LIB_TARGET_POWERPC_PPCTARGETMACHINE_H
|
|
#define LLVM_LIB_TARGET_POWERPC_PPCTARGETMACHINE_H
|
|
|
|
#include "PPCInstrInfo.h"
|
|
#include "PPCSubtarget.h"
|
|
#include "llvm/IR/DataLayout.h"
|
|
#include "llvm/Target/TargetMachine.h"
|
|
|
|
namespace llvm {
|
|
|
|
/// Common code between 32-bit and 64-bit PowerPC targets.
|
|
///
|
|
class PPCTargetMachine final : public LLVMTargetMachine {
|
|
public:
|
|
enum PPCABI { PPC_ABI_UNKNOWN, PPC_ABI_ELFv1, PPC_ABI_ELFv2 };
|
|
enum Endian { NOT_DETECTED, LITTLE, BIG };
|
|
|
|
private:
|
|
std::unique_ptr<TargetLoweringObjectFile> TLOF;
|
|
PPCABI TargetABI;
|
|
Endian Endianness = Endian::NOT_DETECTED;
|
|
|
|
mutable StringMap<std::unique_ptr<PPCSubtarget>> SubtargetMap;
|
|
|
|
public:
|
|
PPCTargetMachine(const Target &T, const Triple &TT, StringRef CPU,
|
|
StringRef FS, const TargetOptions &Options,
|
|
Optional<Reloc::Model> RM, Optional<CodeModel::Model> CM,
|
|
CodeGenOpt::Level OL, bool JIT);
|
|
|
|
~PPCTargetMachine() override;
|
|
|
|
const PPCSubtarget *getSubtargetImpl(const Function &F) const override;
|
|
// DO NOT IMPLEMENT: There is no such thing as a valid default subtarget,
|
|
// subtargets are per-function entities based on the target-specific
|
|
// attributes of each function.
|
|
const PPCSubtarget *getSubtargetImpl() const = delete;
|
|
|
|
// Pass Pipeline Configuration
|
|
TargetPassConfig *createPassConfig(PassManagerBase &PM) override;
|
|
|
|
TargetTransformInfo getTargetTransformInfo(const Function &F) override;
|
|
|
|
TargetLoweringObjectFile *getObjFileLowering() const override {
|
|
return TLOF.get();
|
|
}
|
|
bool isELFv2ABI() const { return TargetABI == PPC_ABI_ELFv2; }
|
|
bool isPPC64() const {
|
|
const Triple &TT = getTargetTriple();
|
|
return (TT.getArch() == Triple::ppc64 || TT.getArch() == Triple::ppc64le);
|
|
};
|
|
|
|
bool isNoopAddrSpaceCast(unsigned SrcAS, unsigned DestAS) const override {
|
|
// Addrspacecasts are always noops.
|
|
return true;
|
|
}
|
|
|
|
bool isLittleEndian() const;
|
|
|
|
int unqualifiedInlineAsmVariant() const override { return 1; }
|
|
};
|
|
} // end namespace llvm
|
|
|
|
#endif
|