Ron Lieberman 09b53296cf Revert "[AMDGPU] Move call clobbered return address registers s[30:31] to callee saved range" ...

This reverts commit 9075009d1f.

 Failed amdgpu runtime buildbot # 3514

2021-12-22 11:39:28 -05:00

..

custom-pseudo-source-values.ll

CodeGen: Print/parse LLTs in MachineMemOperands

2021-06-30 16:54:13 -04:00

expected-target-index-name.mir

…

intrinsics.mir

…

invalid-frame-index2.mir

[AMDGPU] Serialize MFInfo::ScavengeFI

2021-05-07 11:15:25 +02:00

invalid-frame-index-invalid-fixed-stack.mir

[AMDGPU] Serialize MFInfo::ScavengeFI

2021-05-07 11:15:25 +02:00

invalid-frame-index-invalid-stack.mir

[AMDGPU] Serialize MFInfo::ScavengeFI

2021-05-07 11:15:25 +02:00

invalid-frame-index-no-stack.mir

[AMDGPU] Serialize MFInfo::ScavengeFI

2021-05-07 11:15:25 +02:00

invalid-frame-index.mir

[AMDGPU] Serialize MFInfo::ScavengeFI

2021-05-07 11:15:25 +02:00

invalid-target-index-operand.mir

…

lit.local.cfg

…

llc-target-cpu-attr-from-cmdline-ir.mir

…

llc-target-cpu-attr-from-cmdline.mir

…

load-store-opt-dlc.mir

CodeGen: Print/parse LLTs in MachineMemOperands

2021-06-30 16:54:13 -04:00

machine-function-info-after-pei.ll

[AMDGPU] Serialize MFInfo::ScavengeFI

2021-05-07 11:15:25 +02:00

machine-function-info-dynlds-align-invalid-case.mir

…

machine-function-info-no-ir.mir

AMDGPU: Enable fixed function ABI by default

2021-12-04 10:49:18 -05:00

machine-function-info-register-parse-error1.mir

…

machine-function-info-register-parse-error2.mir

…

machine-function-info.ll

AMDGPU: Enable fixed function ABI by default

2021-12-04 10:49:18 -05:00

machine-metadata-error.mir

[MIRParser] Add machine metadata.

2021-06-28 22:29:36 -04:00

machine-metadata.mir

Revert "[AMDGPU] Move call clobbered return address registers s[30:31] to callee saved range"

2021-12-22 11:39:28 -05:00

mfi-frame-offset-reg-class.mir

…

mfi-parse-error-frame-offset-reg.mir

[AMDGPU] Avoid hard-coded line numbers in error message checks

2020-04-23 21:06:09 +01:00

mfi-parse-error-scratch-rsrc-reg.mir

…

mfi-parse-error-stack-ptr-offset-reg.mir

[AMDGPU] Avoid hard-coded line numbers in error message checks

2020-04-23 21:06:09 +01:00

mfi-scratch-rsrc-reg-reg-class.mir

…

mfi-stack-ptr-offset-reg-class.mir

[AMDGPU] Avoid hard-coded line numbers in error message checks

2020-04-23 21:06:09 +01:00

mir-canon-multi.mir

…

mircanon-memoperands.mir

CodeGen: Print/parse LLTs in MachineMemOperands

2021-06-30 16:54:13 -04:00

parse-order-reserved-regs.mir

CodeGen: Print/parse LLTs in MachineMemOperands

2021-06-30 16:54:13 -04:00

stack-id-assert.mir

Revert "[AMDGPU] Move call clobbered return address registers s[30:31] to callee saved range"

2021-12-22 11:39:28 -05:00

stack-id.mir

Describe stack-id as an enum

2019-06-17 09:13:29 +00:00

subreg-def-is-not-ssa.mir

…

syncscopes.mir

CodeGen: Print/parse LLTs in MachineMemOperands

2021-06-30 16:54:13 -04:00

target-flags.mir

[AMDGPU] Fix offset for REL32_HI relocs

2020-09-02 10:55:55 +01:00

target-index-operands.mir

…