a1710eb3cd
The LIT test cases were migrated with the script provided by Nikita Popov. No manual changes were made. Committed without review since no functional changes, after consultation with uweigand.
141 lines
3.5 KiB
LLVM
141 lines
3.5 KiB
LLVM
; Test 64-bit ORs in which the second operand is variable.
|
|
;
|
|
; RUN: llc < %s -mtriple=s390x-linux-gnu -mcpu=z10 | FileCheck %s
|
|
; RUN: llc < %s -mtriple=s390x-linux-gnu -mcpu=z196 | FileCheck %s
|
|
|
|
declare i64 @foo()
|
|
|
|
; Check OGR.
|
|
define i64 @f1(i64 %a, i64 %b) {
|
|
; CHECK-LABEL: f1:
|
|
; CHECK: ogr %r2, %r3
|
|
; CHECK: br %r14
|
|
%or = or i64 %a, %b
|
|
ret i64 %or
|
|
}
|
|
|
|
; Check OG with no displacement.
|
|
define i64 @f2(i64 %a, ptr %src) {
|
|
; CHECK-LABEL: f2:
|
|
; CHECK: og %r2, 0(%r3)
|
|
; CHECK: br %r14
|
|
%b = load i64, ptr %src
|
|
%or = or i64 %a, %b
|
|
ret i64 %or
|
|
}
|
|
|
|
; Check the high end of the aligned OG range.
|
|
define i64 @f3(i64 %a, ptr %src) {
|
|
; CHECK-LABEL: f3:
|
|
; CHECK: og %r2, 524280(%r3)
|
|
; CHECK: br %r14
|
|
%ptr = getelementptr i64, ptr %src, i64 65535
|
|
%b = load i64, ptr %ptr
|
|
%or = or i64 %a, %b
|
|
ret i64 %or
|
|
}
|
|
|
|
; Check the next doubleword up, which needs separate address logic.
|
|
; Other sequences besides this one would be OK.
|
|
define i64 @f4(i64 %a, ptr %src) {
|
|
; CHECK-LABEL: f4:
|
|
; CHECK: agfi %r3, 524288
|
|
; CHECK: og %r2, 0(%r3)
|
|
; CHECK: br %r14
|
|
%ptr = getelementptr i64, ptr %src, i64 65536
|
|
%b = load i64, ptr %ptr
|
|
%or = or i64 %a, %b
|
|
ret i64 %or
|
|
}
|
|
|
|
; Check the high end of the negative aligned OG range.
|
|
define i64 @f5(i64 %a, ptr %src) {
|
|
; CHECK-LABEL: f5:
|
|
; CHECK: og %r2, -8(%r3)
|
|
; CHECK: br %r14
|
|
%ptr = getelementptr i64, ptr %src, i64 -1
|
|
%b = load i64, ptr %ptr
|
|
%or = or i64 %a, %b
|
|
ret i64 %or
|
|
}
|
|
|
|
; Check the low end of the OG range.
|
|
define i64 @f6(i64 %a, ptr %src) {
|
|
; CHECK-LABEL: f6:
|
|
; CHECK: og %r2, -524288(%r3)
|
|
; CHECK: br %r14
|
|
%ptr = getelementptr i64, ptr %src, i64 -65536
|
|
%b = load i64, ptr %ptr
|
|
%or = or i64 %a, %b
|
|
ret i64 %or
|
|
}
|
|
|
|
; Check the next doubleword down, which needs separate address logic.
|
|
; Other sequences besides this one would be OK.
|
|
define i64 @f7(i64 %a, ptr %src) {
|
|
; CHECK-LABEL: f7:
|
|
; CHECK: agfi %r3, -524296
|
|
; CHECK: og %r2, 0(%r3)
|
|
; CHECK: br %r14
|
|
%ptr = getelementptr i64, ptr %src, i64 -65537
|
|
%b = load i64, ptr %ptr
|
|
%or = or i64 %a, %b
|
|
ret i64 %or
|
|
}
|
|
|
|
; Check that OG allows an index.
|
|
define i64 @f8(i64 %a, i64 %src, i64 %index) {
|
|
; CHECK-LABEL: f8:
|
|
; CHECK: og %r2, 524280({{%r4,%r3|%r3,%r4}})
|
|
; CHECK: br %r14
|
|
%add1 = add i64 %src, %index
|
|
%add2 = add i64 %add1, 524280
|
|
%ptr = inttoptr i64 %add2 to ptr
|
|
%b = load i64, ptr %ptr
|
|
%or = or i64 %a, %b
|
|
ret i64 %or
|
|
}
|
|
|
|
; Check that ORs of spilled values can use OG rather than OGR.
|
|
define i64 @f9(ptr %ptr0) {
|
|
; CHECK-LABEL: f9:
|
|
; CHECK: brasl %r14, foo@PLT
|
|
; CHECK: og %r2, 160(%r15)
|
|
; CHECK: br %r14
|
|
%ptr1 = getelementptr i64, ptr %ptr0, i64 2
|
|
%ptr2 = getelementptr i64, ptr %ptr0, i64 4
|
|
%ptr3 = getelementptr i64, ptr %ptr0, i64 6
|
|
%ptr4 = getelementptr i64, ptr %ptr0, i64 8
|
|
%ptr5 = getelementptr i64, ptr %ptr0, i64 10
|
|
%ptr6 = getelementptr i64, ptr %ptr0, i64 12
|
|
%ptr7 = getelementptr i64, ptr %ptr0, i64 14
|
|
%ptr8 = getelementptr i64, ptr %ptr0, i64 16
|
|
%ptr9 = getelementptr i64, ptr %ptr0, i64 18
|
|
|
|
%val0 = load i64, ptr %ptr0
|
|
%val1 = load i64, ptr %ptr1
|
|
%val2 = load i64, ptr %ptr2
|
|
%val3 = load i64, ptr %ptr3
|
|
%val4 = load i64, ptr %ptr4
|
|
%val5 = load i64, ptr %ptr5
|
|
%val6 = load i64, ptr %ptr6
|
|
%val7 = load i64, ptr %ptr7
|
|
%val8 = load i64, ptr %ptr8
|
|
%val9 = load i64, ptr %ptr9
|
|
|
|
%ret = call i64 @foo()
|
|
|
|
%or0 = or i64 %ret, %val0
|
|
%or1 = or i64 %or0, %val1
|
|
%or2 = or i64 %or1, %val2
|
|
%or3 = or i64 %or2, %val3
|
|
%or4 = or i64 %or3, %val4
|
|
%or5 = or i64 %or4, %val5
|
|
%or6 = or i64 %or5, %val6
|
|
%or7 = or i64 %or6, %val7
|
|
%or8 = or i64 %or7, %val8
|
|
%or9 = or i64 %or8, %val9
|
|
|
|
ret i64 %or9
|
|
}
|