Lei Huang 7a7e9109a2 [PowerPC] Implement P10 Byte Reverse Insructions ...

Generate brh, brw and brd instructions for byte-swap operations
on P10 and generating a single instruction for a 32-bit swap followed
by a 16-bit right shift.

Reviewed By: stefanp

Differential Revision: https://reviews.llvm.org/D140414

2022-12-21 09:15:57 -06:00

..

aix-file-symbols-empty.s

[XCOFF] write the real source file name in C_FILE symbol.

2022-06-22 06:23:36 -04:00

aix-file-symbols.s

[XCOFF] write the real source file name in C_FILE symbol.

2022-06-22 06:23:36 -04:00

cfi-register-directive-parse.s

…

dcbt.s

…

deprecated-p7.s

…

directive-parse-err.s

…

dollarpc.s

…

gnu-attribute.s

…

htm.s

…

invalid-instructions-spellcheck.s

…

lcomm.s

…

lit.local.cfg

…

modern-aix-as.s

…

p10.s

…

pcrel-tls-general-dynamic-address-load-reloc.s

…

pcrel-tls-general-dynamic-value-load-reloc.s

…

pcrel-tls-initial-exec-address-load-reloc.s

…

pcrel-tls-initial-exec-value-load-reloc.s

…

pcrel-tls-local-dynamic-reloc.s

…

pcrel-tls-local-exec-address-load-reloc.s

…

pcrel-tls-local-exec-value-load-reloc.s

…

ppc32-ba.s

…

ppc32-extpid-e500.s

…

ppc32-reloc-directive.s

…

ppc64-abiversion.s

…

ppc64-abs-reloc.s

[XCOFF] support writing sections, relocations and symbols for XCOFF64.

2022-05-17 04:27:47 -04:00

ppc64-dq-expr.s

…

ppc64-encoding-4xx.s

…

ppc64-encoding-6xx.s

…

ppc64-encoding-bookII.s

…

ppc64-encoding-bookIII.s

…

ppc64-encoding-e500.s

…

ppc64-encoding-ext.s

[PowerPC] Set the special DSCR with a compiler option.

2022-03-31 14:06:30 -05:00

ppc64-encoding-fp.s

…

ppc64-encoding-ISA31-errors.s

…

ppc64-encoding-ISA31-pcrel-reloc.s

…

ppc64-encoding-ISA31.s

[PowerPC] Implement P10 Byte Reverse Insructions

2022-12-21 09:15:57 -06:00

ppc64-encoding-p8vector.s

…

ppc64-encoding-spe.s

…

ppc64-encoding-vmx.s

…

ppc64-encoding.s

…

ppc64-errors-emit-obj.s

…

ppc64-errors.s

…

ppc64-fixup-apply.s

…

ppc64-fixup-explicit.s

…

ppc64-fixups.s

…

ppc64-initial-cfa.s

…

ppc64-localentry-error1.s

…

ppc64-localentry-symbols.s

…

ppc64-localentry.s

…

ppc64-operands.s

…

ppc64-prefix-align-labels.s

[llvm-objdump] Default to --mcpu=future for PPC64

2022-06-30 11:30:35 -07:00

ppc64-prefix-align.s

[llvm-objdump] Default to --mcpu=future for PPC64

2022-06-30 11:30:35 -07:00

ppc64-regs.s

…

ppc64-reloc-directive-pcrel.s

[FileCheck] Catch missspelled directives.

2022-05-26 11:37:19 +01:00

ppc64-reloc-directive.s

…

ppc64-relocs-01.s

…

ppc64-tls-relocs-01.s

…

ppc-encoding-ISAFuture.s

[PowerPC] Add new load/store with length instructions to Future CPU.

2022-11-21 13:22:27 -06:00

ppc-llong.s

…

ppc-machine.s

…

ppc-nop.s

…

ppc-reloc.s

…

ppc-word.s

…

pr24686.s

…

pr38945.s

…

st-other-crash.s

…

tls-gd-obj.s

…

tls-ie-obj.s

…

tls-ld-obj.s

…

tls-ld-v2-abi.s

…

tls-le-v2-abi.s

…

vsx.s

…