caio/clang-p2996
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
14f94de1ee6487f2f254709383258aaa095b4cfe
clang-p2996/llvm/lib/Target/AArch64/AArch64FastISel.cpp
Quentin Colombet 0de2346859 [AArch64][FastISel] Variant of the logical instructions that use two input 
registers cannot write on SP.

rdar://problem/20748715

llvm-svn: 236352
2015-05-01 21:34:57 +00:00

164 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink