4063369fd4
This converts MULW to MUL if the upper bits aren't used. This will give more opportunities to use c.mul with Zcb.
354 lines
10 KiB
LLVM
354 lines
10 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc < %s -mtriple=riscv32 -mattr=+m | FileCheck %s --check-prefixes=RV32,RV32I
|
|
; RUN: llc < %s -mtriple=riscv64 -mattr=+m | FileCheck %s --check-prefixes=RV64,RV64I
|
|
; RUN: llc < %s -mtriple=riscv32 -mattr=+m,+zbb | FileCheck %s --check-prefixes=RV32,RV32IZbb
|
|
; RUN: llc < %s -mtriple=riscv64 -mattr=+m,+zbb | FileCheck %s --check-prefixes=RV64,RV64IZbb
|
|
|
|
declare i4 @llvm.sadd.sat.i4(i4, i4)
|
|
declare i8 @llvm.sadd.sat.i8(i8, i8)
|
|
declare i16 @llvm.sadd.sat.i16(i16, i16)
|
|
declare i32 @llvm.sadd.sat.i32(i32, i32)
|
|
declare i64 @llvm.sadd.sat.i64(i64, i64)
|
|
|
|
define i32 @func32(i32 %x, i32 %y, i32 %z) nounwind {
|
|
; RV32-LABEL: func32:
|
|
; RV32: # %bb.0:
|
|
; RV32-NEXT: mv a3, a0
|
|
; RV32-NEXT: mul a1, a1, a2
|
|
; RV32-NEXT: add a0, a0, a1
|
|
; RV32-NEXT: slt a2, a0, a3
|
|
; RV32-NEXT: slti a1, a1, 0
|
|
; RV32-NEXT: beq a1, a2, .LBB0_2
|
|
; RV32-NEXT: # %bb.1:
|
|
; RV32-NEXT: srai a0, a0, 31
|
|
; RV32-NEXT: lui a1, 524288
|
|
; RV32-NEXT: xor a0, a0, a1
|
|
; RV32-NEXT: .LBB0_2:
|
|
; RV32-NEXT: ret
|
|
;
|
|
; RV64I-LABEL: func32:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: sext.w a0, a0
|
|
; RV64I-NEXT: mulw a1, a1, a2
|
|
; RV64I-NEXT: add a0, a0, a1
|
|
; RV64I-NEXT: lui a1, 524288
|
|
; RV64I-NEXT: addiw a2, a1, -1
|
|
; RV64I-NEXT: bge a0, a2, .LBB0_3
|
|
; RV64I-NEXT: # %bb.1:
|
|
; RV64I-NEXT: bge a1, a0, .LBB0_4
|
|
; RV64I-NEXT: .LBB0_2:
|
|
; RV64I-NEXT: ret
|
|
; RV64I-NEXT: .LBB0_3:
|
|
; RV64I-NEXT: mv a0, a2
|
|
; RV64I-NEXT: blt a1, a2, .LBB0_2
|
|
; RV64I-NEXT: .LBB0_4:
|
|
; RV64I-NEXT: lui a0, 524288
|
|
; RV64I-NEXT: ret
|
|
;
|
|
; RV64IZbb-LABEL: func32:
|
|
; RV64IZbb: # %bb.0:
|
|
; RV64IZbb-NEXT: sext.w a0, a0
|
|
; RV64IZbb-NEXT: mulw a1, a1, a2
|
|
; RV64IZbb-NEXT: add a0, a0, a1
|
|
; RV64IZbb-NEXT: lui a1, 524288
|
|
; RV64IZbb-NEXT: addiw a2, a1, -1
|
|
; RV64IZbb-NEXT: min a0, a0, a2
|
|
; RV64IZbb-NEXT: max a0, a0, a1
|
|
; RV64IZbb-NEXT: ret
|
|
%a = mul i32 %y, %z
|
|
%tmp = call i32 @llvm.sadd.sat.i32(i32 %x, i32 %a)
|
|
ret i32 %tmp
|
|
}
|
|
|
|
define i64 @func64(i64 %x, i64 %y, i64 %z) nounwind {
|
|
; RV32I-LABEL: func64:
|
|
; RV32I: # %bb.0:
|
|
; RV32I-NEXT: mv a2, a1
|
|
; RV32I-NEXT: mv a1, a0
|
|
; RV32I-NEXT: add a3, a2, a5
|
|
; RV32I-NEXT: add a0, a0, a4
|
|
; RV32I-NEXT: sltu a1, a0, a1
|
|
; RV32I-NEXT: add a1, a3, a1
|
|
; RV32I-NEXT: xor a3, a2, a1
|
|
; RV32I-NEXT: xor a2, a2, a5
|
|
; RV32I-NEXT: not a2, a2
|
|
; RV32I-NEXT: and a2, a2, a3
|
|
; RV32I-NEXT: bgez a2, .LBB1_2
|
|
; RV32I-NEXT: # %bb.1:
|
|
; RV32I-NEXT: srai a0, a1, 31
|
|
; RV32I-NEXT: lui a1, 524288
|
|
; RV32I-NEXT: xor a1, a0, a1
|
|
; RV32I-NEXT: .LBB1_2:
|
|
; RV32I-NEXT: ret
|
|
;
|
|
; RV64-LABEL: func64:
|
|
; RV64: # %bb.0:
|
|
; RV64-NEXT: mv a1, a0
|
|
; RV64-NEXT: add a0, a0, a2
|
|
; RV64-NEXT: slt a1, a0, a1
|
|
; RV64-NEXT: slti a2, a2, 0
|
|
; RV64-NEXT: beq a2, a1, .LBB1_2
|
|
; RV64-NEXT: # %bb.1:
|
|
; RV64-NEXT: srai a0, a0, 63
|
|
; RV64-NEXT: li a1, -1
|
|
; RV64-NEXT: slli a1, a1, 63
|
|
; RV64-NEXT: xor a0, a0, a1
|
|
; RV64-NEXT: .LBB1_2:
|
|
; RV64-NEXT: ret
|
|
;
|
|
; RV32IZbb-LABEL: func64:
|
|
; RV32IZbb: # %bb.0:
|
|
; RV32IZbb-NEXT: mv a2, a1
|
|
; RV32IZbb-NEXT: mv a1, a0
|
|
; RV32IZbb-NEXT: add a3, a2, a5
|
|
; RV32IZbb-NEXT: add a0, a0, a4
|
|
; RV32IZbb-NEXT: sltu a1, a0, a1
|
|
; RV32IZbb-NEXT: add a1, a3, a1
|
|
; RV32IZbb-NEXT: xor a3, a2, a1
|
|
; RV32IZbb-NEXT: xor a2, a2, a5
|
|
; RV32IZbb-NEXT: andn a2, a3, a2
|
|
; RV32IZbb-NEXT: bgez a2, .LBB1_2
|
|
; RV32IZbb-NEXT: # %bb.1:
|
|
; RV32IZbb-NEXT: srai a0, a1, 31
|
|
; RV32IZbb-NEXT: lui a1, 524288
|
|
; RV32IZbb-NEXT: xor a1, a0, a1
|
|
; RV32IZbb-NEXT: .LBB1_2:
|
|
; RV32IZbb-NEXT: ret
|
|
%a = mul i64 %y, %z
|
|
%tmp = call i64 @llvm.sadd.sat.i64(i64 %x, i64 %z)
|
|
ret i64 %tmp
|
|
}
|
|
|
|
define i16 @func16(i16 %x, i16 %y, i16 %z) nounwind {
|
|
; RV32I-LABEL: func16:
|
|
; RV32I: # %bb.0:
|
|
; RV32I-NEXT: slli a0, a0, 16
|
|
; RV32I-NEXT: srai a0, a0, 16
|
|
; RV32I-NEXT: mul a1, a1, a2
|
|
; RV32I-NEXT: slli a1, a1, 16
|
|
; RV32I-NEXT: srai a1, a1, 16
|
|
; RV32I-NEXT: add a0, a0, a1
|
|
; RV32I-NEXT: lui a1, 8
|
|
; RV32I-NEXT: addi a1, a1, -1
|
|
; RV32I-NEXT: bge a0, a1, .LBB2_3
|
|
; RV32I-NEXT: # %bb.1:
|
|
; RV32I-NEXT: lui a1, 1048568
|
|
; RV32I-NEXT: bge a1, a0, .LBB2_4
|
|
; RV32I-NEXT: .LBB2_2:
|
|
; RV32I-NEXT: ret
|
|
; RV32I-NEXT: .LBB2_3:
|
|
; RV32I-NEXT: mv a0, a1
|
|
; RV32I-NEXT: lui a1, 1048568
|
|
; RV32I-NEXT: blt a1, a0, .LBB2_2
|
|
; RV32I-NEXT: .LBB2_4:
|
|
; RV32I-NEXT: lui a0, 1048568
|
|
; RV32I-NEXT: ret
|
|
;
|
|
; RV64I-LABEL: func16:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: slli a0, a0, 48
|
|
; RV64I-NEXT: srai a0, a0, 48
|
|
; RV64I-NEXT: mul a1, a1, a2
|
|
; RV64I-NEXT: slli a1, a1, 48
|
|
; RV64I-NEXT: srai a1, a1, 48
|
|
; RV64I-NEXT: add a0, a0, a1
|
|
; RV64I-NEXT: lui a1, 8
|
|
; RV64I-NEXT: addiw a1, a1, -1
|
|
; RV64I-NEXT: bge a0, a1, .LBB2_3
|
|
; RV64I-NEXT: # %bb.1:
|
|
; RV64I-NEXT: lui a1, 1048568
|
|
; RV64I-NEXT: bge a1, a0, .LBB2_4
|
|
; RV64I-NEXT: .LBB2_2:
|
|
; RV64I-NEXT: ret
|
|
; RV64I-NEXT: .LBB2_3:
|
|
; RV64I-NEXT: mv a0, a1
|
|
; RV64I-NEXT: lui a1, 1048568
|
|
; RV64I-NEXT: blt a1, a0, .LBB2_2
|
|
; RV64I-NEXT: .LBB2_4:
|
|
; RV64I-NEXT: lui a0, 1048568
|
|
; RV64I-NEXT: ret
|
|
;
|
|
; RV32IZbb-LABEL: func16:
|
|
; RV32IZbb: # %bb.0:
|
|
; RV32IZbb-NEXT: sext.h a0, a0
|
|
; RV32IZbb-NEXT: mul a1, a1, a2
|
|
; RV32IZbb-NEXT: sext.h a1, a1
|
|
; RV32IZbb-NEXT: add a0, a0, a1
|
|
; RV32IZbb-NEXT: lui a1, 8
|
|
; RV32IZbb-NEXT: addi a1, a1, -1
|
|
; RV32IZbb-NEXT: min a0, a0, a1
|
|
; RV32IZbb-NEXT: lui a1, 1048568
|
|
; RV32IZbb-NEXT: max a0, a0, a1
|
|
; RV32IZbb-NEXT: ret
|
|
;
|
|
; RV64IZbb-LABEL: func16:
|
|
; RV64IZbb: # %bb.0:
|
|
; RV64IZbb-NEXT: sext.h a0, a0
|
|
; RV64IZbb-NEXT: mul a1, a1, a2
|
|
; RV64IZbb-NEXT: sext.h a1, a1
|
|
; RV64IZbb-NEXT: add a0, a0, a1
|
|
; RV64IZbb-NEXT: lui a1, 8
|
|
; RV64IZbb-NEXT: addiw a1, a1, -1
|
|
; RV64IZbb-NEXT: min a0, a0, a1
|
|
; RV64IZbb-NEXT: lui a1, 1048568
|
|
; RV64IZbb-NEXT: max a0, a0, a1
|
|
; RV64IZbb-NEXT: ret
|
|
%a = mul i16 %y, %z
|
|
%tmp = call i16 @llvm.sadd.sat.i16(i16 %x, i16 %a)
|
|
ret i16 %tmp
|
|
}
|
|
|
|
define i8 @func8(i8 %x, i8 %y, i8 %z) nounwind {
|
|
; RV32I-LABEL: func8:
|
|
; RV32I: # %bb.0:
|
|
; RV32I-NEXT: slli a0, a0, 24
|
|
; RV32I-NEXT: srai a0, a0, 24
|
|
; RV32I-NEXT: mul a1, a1, a2
|
|
; RV32I-NEXT: slli a1, a1, 24
|
|
; RV32I-NEXT: srai a1, a1, 24
|
|
; RV32I-NEXT: add a0, a0, a1
|
|
; RV32I-NEXT: li a1, 127
|
|
; RV32I-NEXT: bge a0, a1, .LBB3_3
|
|
; RV32I-NEXT: # %bb.1:
|
|
; RV32I-NEXT: li a1, -128
|
|
; RV32I-NEXT: bge a1, a0, .LBB3_4
|
|
; RV32I-NEXT: .LBB3_2:
|
|
; RV32I-NEXT: ret
|
|
; RV32I-NEXT: .LBB3_3:
|
|
; RV32I-NEXT: li a0, 127
|
|
; RV32I-NEXT: li a1, -128
|
|
; RV32I-NEXT: blt a1, a0, .LBB3_2
|
|
; RV32I-NEXT: .LBB3_4:
|
|
; RV32I-NEXT: li a0, -128
|
|
; RV32I-NEXT: ret
|
|
;
|
|
; RV64I-LABEL: func8:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: slli a0, a0, 56
|
|
; RV64I-NEXT: srai a0, a0, 56
|
|
; RV64I-NEXT: mul a1, a1, a2
|
|
; RV64I-NEXT: slli a1, a1, 56
|
|
; RV64I-NEXT: srai a1, a1, 56
|
|
; RV64I-NEXT: add a0, a0, a1
|
|
; RV64I-NEXT: li a1, 127
|
|
; RV64I-NEXT: bge a0, a1, .LBB3_3
|
|
; RV64I-NEXT: # %bb.1:
|
|
; RV64I-NEXT: li a1, -128
|
|
; RV64I-NEXT: bge a1, a0, .LBB3_4
|
|
; RV64I-NEXT: .LBB3_2:
|
|
; RV64I-NEXT: ret
|
|
; RV64I-NEXT: .LBB3_3:
|
|
; RV64I-NEXT: li a0, 127
|
|
; RV64I-NEXT: li a1, -128
|
|
; RV64I-NEXT: blt a1, a0, .LBB3_2
|
|
; RV64I-NEXT: .LBB3_4:
|
|
; RV64I-NEXT: li a0, -128
|
|
; RV64I-NEXT: ret
|
|
;
|
|
; RV32IZbb-LABEL: func8:
|
|
; RV32IZbb: # %bb.0:
|
|
; RV32IZbb-NEXT: sext.b a0, a0
|
|
; RV32IZbb-NEXT: mul a1, a1, a2
|
|
; RV32IZbb-NEXT: sext.b a1, a1
|
|
; RV32IZbb-NEXT: add a0, a0, a1
|
|
; RV32IZbb-NEXT: li a1, 127
|
|
; RV32IZbb-NEXT: min a0, a0, a1
|
|
; RV32IZbb-NEXT: li a1, -128
|
|
; RV32IZbb-NEXT: max a0, a0, a1
|
|
; RV32IZbb-NEXT: ret
|
|
;
|
|
; RV64IZbb-LABEL: func8:
|
|
; RV64IZbb: # %bb.0:
|
|
; RV64IZbb-NEXT: sext.b a0, a0
|
|
; RV64IZbb-NEXT: mul a1, a1, a2
|
|
; RV64IZbb-NEXT: sext.b a1, a1
|
|
; RV64IZbb-NEXT: add a0, a0, a1
|
|
; RV64IZbb-NEXT: li a1, 127
|
|
; RV64IZbb-NEXT: min a0, a0, a1
|
|
; RV64IZbb-NEXT: li a1, -128
|
|
; RV64IZbb-NEXT: max a0, a0, a1
|
|
; RV64IZbb-NEXT: ret
|
|
%a = mul i8 %y, %z
|
|
%tmp = call i8 @llvm.sadd.sat.i8(i8 %x, i8 %a)
|
|
ret i8 %tmp
|
|
}
|
|
|
|
define i4 @func4(i4 %x, i4 %y, i4 %z) nounwind {
|
|
; RV32I-LABEL: func4:
|
|
; RV32I: # %bb.0:
|
|
; RV32I-NEXT: slli a0, a0, 28
|
|
; RV32I-NEXT: srai a0, a0, 28
|
|
; RV32I-NEXT: mul a1, a1, a2
|
|
; RV32I-NEXT: slli a1, a1, 28
|
|
; RV32I-NEXT: srai a1, a1, 28
|
|
; RV32I-NEXT: add a0, a0, a1
|
|
; RV32I-NEXT: li a1, 7
|
|
; RV32I-NEXT: bge a0, a1, .LBB4_3
|
|
; RV32I-NEXT: # %bb.1:
|
|
; RV32I-NEXT: li a1, -8
|
|
; RV32I-NEXT: bge a1, a0, .LBB4_4
|
|
; RV32I-NEXT: .LBB4_2:
|
|
; RV32I-NEXT: ret
|
|
; RV32I-NEXT: .LBB4_3:
|
|
; RV32I-NEXT: li a0, 7
|
|
; RV32I-NEXT: li a1, -8
|
|
; RV32I-NEXT: blt a1, a0, .LBB4_2
|
|
; RV32I-NEXT: .LBB4_4:
|
|
; RV32I-NEXT: li a0, -8
|
|
; RV32I-NEXT: ret
|
|
;
|
|
; RV64I-LABEL: func4:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: slli a0, a0, 60
|
|
; RV64I-NEXT: srai a0, a0, 60
|
|
; RV64I-NEXT: mul a1, a1, a2
|
|
; RV64I-NEXT: slli a1, a1, 60
|
|
; RV64I-NEXT: srai a1, a1, 60
|
|
; RV64I-NEXT: add a0, a0, a1
|
|
; RV64I-NEXT: li a1, 7
|
|
; RV64I-NEXT: bge a0, a1, .LBB4_3
|
|
; RV64I-NEXT: # %bb.1:
|
|
; RV64I-NEXT: li a1, -8
|
|
; RV64I-NEXT: bge a1, a0, .LBB4_4
|
|
; RV64I-NEXT: .LBB4_2:
|
|
; RV64I-NEXT: ret
|
|
; RV64I-NEXT: .LBB4_3:
|
|
; RV64I-NEXT: li a0, 7
|
|
; RV64I-NEXT: li a1, -8
|
|
; RV64I-NEXT: blt a1, a0, .LBB4_2
|
|
; RV64I-NEXT: .LBB4_4:
|
|
; RV64I-NEXT: li a0, -8
|
|
; RV64I-NEXT: ret
|
|
;
|
|
; RV32IZbb-LABEL: func4:
|
|
; RV32IZbb: # %bb.0:
|
|
; RV32IZbb-NEXT: slli a0, a0, 28
|
|
; RV32IZbb-NEXT: srai a0, a0, 28
|
|
; RV32IZbb-NEXT: mul a1, a1, a2
|
|
; RV32IZbb-NEXT: slli a1, a1, 28
|
|
; RV32IZbb-NEXT: srai a1, a1, 28
|
|
; RV32IZbb-NEXT: add a0, a0, a1
|
|
; RV32IZbb-NEXT: li a1, 7
|
|
; RV32IZbb-NEXT: min a0, a0, a1
|
|
; RV32IZbb-NEXT: li a1, -8
|
|
; RV32IZbb-NEXT: max a0, a0, a1
|
|
; RV32IZbb-NEXT: ret
|
|
;
|
|
; RV64IZbb-LABEL: func4:
|
|
; RV64IZbb: # %bb.0:
|
|
; RV64IZbb-NEXT: slli a0, a0, 60
|
|
; RV64IZbb-NEXT: srai a0, a0, 60
|
|
; RV64IZbb-NEXT: mul a1, a1, a2
|
|
; RV64IZbb-NEXT: slli a1, a1, 60
|
|
; RV64IZbb-NEXT: srai a1, a1, 60
|
|
; RV64IZbb-NEXT: add a0, a0, a1
|
|
; RV64IZbb-NEXT: li a1, 7
|
|
; RV64IZbb-NEXT: min a0, a0, a1
|
|
; RV64IZbb-NEXT: li a1, -8
|
|
; RV64IZbb-NEXT: max a0, a0, a1
|
|
; RV64IZbb-NEXT: ret
|
|
%a = mul i4 %y, %z
|
|
%tmp = call i4 @llvm.sadd.sat.i4(i4 %x, i4 %a)
|
|
ret i4 %tmp
|
|
}
|