caio/clang-p2996
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
2a6b156311fd67ea514b37dbcf52bf7f08edb4f2
clang-p2996/llvm/lib/Target/AArch64
History
Fangrui Song d5adadb3a5 [AArch64][GlobalISel] Fix -Wunused-variable. NFC
2020-10-24 12:47:11 -07:00
..
AsmParser
[AArch64] Implement .variant_pcs directive
2020-10-13 10:06:27 +00:00
Disassembler
[AArch64] Emit warning when disassembling unpredictable LDRAA and LDRAB
2020-06-25 15:56:36 +01:00
GISel
[AArch64][GlobalISel] Fix -Wunused-variable. NFC
2020-10-24 12:47:11 -07:00
MCTargetDesc
[AArch64] Implement .variant_pcs directive
2020-10-13 10:06:27 +00:00
TargetInfo
…
Utils
[ARM, AArch64] Fix a comment typo. NFC.
2020-08-06 09:23:45 +03:00
AArch64.h
[AArch64][GlobalISel] Introduce a new post-isel optimization pass.
2020-10-23 10:18:36 -07:00
AArch64.td
[AArch64] Add CPU Cortex-R82
2020-10-02 12:47:23 +01:00
AArch64A53Fix835769.cpp
…
AArch64A57FPLoadBalancing.cpp
…
AArch64AdvSIMDScalarPass.cpp
[AArch64] Update a code comment incorrectly referring to zero_reg. NFC
2020-08-20 14:36:59 +02:00
AArch64AsmPrinter.cpp
[AArch64] Implement .variant_pcs directive
2020-10-13 10:06:27 +00:00
AArch64BranchTargets.cpp
[AArch64] PAC/BTI code generation for LLVM generated functions
2020-09-25 11:47:14 +01:00
AArch64CallingConvention.cpp
[SVE] Add fatal error when running out of registers for SVE tuple call arguments
2020-10-14 09:31:41 +01:00
AArch64CallingConvention.h
…
AArch64CallingConvention.td
[Alignment][NFC] Use Align for TargetCallingConv::OrigAlign
2020-06-25 13:21:22 +00:00
AArch64CleanupLocalDynamicTLSPass.cpp
…
AArch64CollectLOH.cpp
[AArch64] Fix CollectLOH creating an AdrpAdd LOH when there's a live used reg
2020-06-01 16:00:55 -07:00
AArch64Combine.td
[AArch64][GlobalISel] Move imm adjustment for G_ICMP to post-legalizer lowering
2020-10-22 15:27:36 -07:00
AArch64CompressJumpTables.cpp
…
AArch64CondBrTuning.cpp
…
AArch64ConditionalCompares.cpp
DomTree: Remove getChildren() accessor
2020-07-06 21:58:11 +02:00
AArch64ConditionOptimizer.cpp
MachineBasicBlock::updateTerminator now requires an explicit layout successor.
2020-06-06 22:30:51 -04:00
AArch64DeadRegisterDefinitionsPass.cpp
…
AArch64ExpandImm.cpp
…
AArch64ExpandImm.h
…
AArch64ExpandPseudoInsts.cpp
[SVE] Fix invalid assert in expand_DestructiveOp.
2020-07-04 09:21:40 +00:00
AArch64FalkorHWPFFix.cpp
Small fixes for "[LoopInfo] empty() -> isInnermost(), add isOutermost()"
2020-09-22 23:59:34 +03:00
AArch64FastISel.cpp
[FastISel] update to use intrinsic's isCommutative(); NFC
2020-08-30 11:36:41 -04:00
AArch64FrameLowering.cpp
[AArch64] Stack frame reordering.
2020-10-15 12:50:16 -07:00
AArch64FrameLowering.h
[AArch64] Stack frame reordering.
2020-10-15 12:50:16 -07:00
AArch64GenRegisterBankInfo.def
…
AArch64InstrAtomics.td
…
AArch64InstrFormats.td
[SVE][CodeGen] Lower scalable fp_extend & fp_round operations
2020-10-01 12:17:37 +01:00
AArch64InstrGISel.td
[AArch64][GlobalISel] Add a post-legalize combine for lowering vector-immediate G_ASHR/G_LSHR.
2020-09-21 16:04:52 -07:00
AArch64InstrInfo.cpp
[ImplicitNullChecks] Support complex addressing mode
2020-10-07 20:55:38 -04:00
AArch64InstrInfo.h
[ImplicitNullChecks] Support complex addressing mode
2020-10-07 20:55:38 -04:00
AArch64InstrInfo.td
[AArch64] Identify SAD pattern
2020-10-13 15:50:54 +05:30
AArch64ISelDAGToDAG.cpp
[AArch64][SVE] Fix umin/umax lowering to handle out of range imm.
2020-10-23 09:42:56 -07:00
AArch64ISelLowering.cpp
[SVE] Lower fixed length VECREDUCE_SEQ_FADD operation
2020-10-23 16:24:02 -05:00
AArch64ISelLowering.h
[SVE] Lower fixed length VECREDUCE_SEQ_FADD operation
2020-10-23 16:24:02 -05:00
AArch64LoadStoreOptimizer.cpp
[AArch64] Don't merge sp decrement into later stores when using WinCFI
2020-10-01 19:03:27 +03:00
AArch64MachineFunctionInfo.cpp
[AArch64] PAC/BTI code generation for LLVM generated functions
2020-09-25 11:47:14 +01:00
AArch64MachineFunctionInfo.h
[MTE] Pin the tagged base pointer to one of the stack slots.
2020-10-15 12:50:16 -07:00
AArch64MacroFusion.cpp
…
AArch64MacroFusion.h
…
AArch64MCInstLower.cpp
…
AArch64MCInstLower.h
…
AArch64PBQPRegAlloc.cpp
…
AArch64PBQPRegAlloc.h
…
AArch64PerfectShuffle.h
…
AArch64PfmCounters.td
…
AArch64PromoteConstant.cpp
…
AArch64RedundantCopyElimination.cpp
…
AArch64RegisterBanks.td
…
AArch64RegisterInfo.cpp
[AArch64] Statepoint support for AArch64.
2020-09-14 16:43:08 -07:00
AArch64RegisterInfo.h
[AARCH64][RegisterCoalescer] clang miscompiles zero-extension to long long
2020-09-08 08:04:52 +01:00
AArch64RegisterInfo.td
[AArch64][SVE] Fix CFA calculation in presence of SVE objects.
2020-08-04 11:47:06 +01:00
AArch64SchedA53.td
…
AArch64SchedA55.td
[AArch64] Cortex-A55 scheduler model
2020-09-21 10:54:32 +01:00
AArch64SchedA57.td
…
AArch64SchedA57WriteRes.td
…
AArch64SchedCyclone.td
…
AArch64SchedExynosM3.td
…
AArch64SchedExynosM4.td
…
AArch64SchedExynosM5.td
…
AArch64SchedFalkor.td
…
AArch64SchedFalkorDetails.td
…
AArch64SchedKryo.td
…
AArch64SchedKryoDetails.td
…
AArch64SchedPredExynos.td
…
AArch64SchedPredicates.td
…
AArch64SchedThunderX2T99.td
…
AArch64SchedThunderX3T110.td
…
AArch64SchedThunderX.td
…
AArch64Schedule.td
…
AArch64SelectionDAGInfo.cpp
[CodeGen] Refactor getMemBasePlusOffset & getObjectPtrOffset to accept a TypeSize
2020-08-11 12:17:10 +01:00
AArch64SelectionDAGInfo.h
[Alignment][NFC] Migrate SelectionDAGTargetInfo::EmitTargetCodeForMemset to Align
2020-06-30 12:46:26 +00:00
AArch64SIMDInstrOpt.cpp
[AArch64] reuse another map iterator. NFC
2020-09-28 11:30:21 -07:00
AArch64SLSHardening.cpp
[NFC] Clean up uses of MachineModuleInfoWrapperPass
2020-07-01 09:45:05 -07:00
AArch64SpeculationHardening.cpp
…
AArch64StackOffset.h
[AArch64][SVE] Fix CFA calculation in presence of SVE objects.
2020-08-04 11:47:06 +01:00
AArch64StackTagging.cpp
Add alloca size threshold for StackTagging initializer merging.
2020-10-19 13:44:07 -07:00
AArch64StackTaggingPreRA.cpp
[MTE] Pin the tagged base pointer to one of the stack slots.
2020-10-15 12:50:16 -07:00
AArch64StorePairSuppress.cpp
…
AArch64Subtarget.cpp
[AArch64] Add CPU Cortex-R82
2020-10-02 12:47:23 +01:00
AArch64Subtarget.h
[AArch64] Add CPU Cortex-R82
2020-10-02 12:47:23 +01:00
AArch64SVEInstrInfo.td
[SVE] Add ISel patterns for "insert undef_nxv#f##, f##, 0"
2020-10-13 10:49:18 +01:00
AArch64SystemOperands.td
[AArch64] Add CPU Cortex-R82
2020-10-02 12:47:23 +01:00
AArch64TargetMachine.cpp
[AArch64][GlobalISel] Introduce a new post-isel optimization pass.
2020-10-23 10:18:36 -07:00
AArch64TargetMachine.h
Support addrspacecast initializers with isNoopAddrSpaceCast
2020-07-31 10:42:43 -04:00
AArch64TargetObjectFile.cpp
…
AArch64TargetObjectFile.h
[llvm][ELF][AArch64] Handle R_AARCH64_PLT32 relocation
2020-06-10 11:34:16 -07:00
AArch64TargetTransformInfo.cpp
[AArch64] Implement getIntrinsicInstrCost, handle min/max intrinsics.
2020-10-23 11:32:42 +01:00
AArch64TargetTransformInfo.h
[SVE] Lower fixed length VECREDUCE_SEQ_FADD operation
2020-10-23 16:24:02 -05:00
CMakeLists.txt
[AArch64][GlobalISel] Introduce a new post-isel optimization pass.
2020-10-23 10:18:36 -07:00
LLVMBuild.txt
…
SVEInstrFormats.td
[AArch64][SVE] Fix umin/umax lowering to handle out of range imm.
2020-10-23 09:42:56 -07:00
SVEIntrinsicOpts.cpp
[SVE] Fix bug in SVEIntrinsicOpts::optimizePTest
2020-08-14 07:57:21 +01:00