Stanislav Mekhanoshin 50c2f251f5 [AMDGPU] Add infer address spaces pass before SROA ...

It adds it for the target after inlining but before SROA where
we can get most out of it.

Differential Revision: https://reviews.llvm.org/D34366

llvm-svn: 305759

2017-06-19 23:17:36 +00:00

28 KiB

Raw Blame History

View Raw