Johnny Chen 0910b5afac Fixed a bug in the IT mask printing where T means the cond bit in the mask ...

matches that of Firstcond[0] and E means otherwise.  The Firstcond[0] is also
tagged in the Mask to facilitate Asm printing.  The disassembler also depends
on this arrangement.  This is similar to what's described in A2.5.2 ITSTATE.

Ran:

utils/lit/lit.py test/CodeGen/ARM test/CodeGen/Thumb test/CodeGen/Thumb2

successfully.

llvm-svn: 98775

2010-03-17 23:14:23 +00:00

3.4 KiB

Raw Blame History

View Raw