Matt Arsenault 79298a5067 AMDGPU: Remove SIFixupVectorISel pass ...

This was only used for matching the saddr addressing mode of global
instructions, but this was not implemented correctly. The instruction
definitions aren't even correct, and are defined as using a 64-bit
VGPR component. Eliminate this pass to enable correcting the
instruction definitions. A new matching implementation can work in
GlobalISel or relying on DAG divergence information for the base
address.

2020-08-15 12:11:51 -04:00

12 KiB

Raw Blame History

View Raw