caio/clang-p2996
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
a0c9ec1f5e70e8f15da170667b2a8e63d024f3ab
clang-p2996/llvm/test/CodeGen/PowerPC/prolog_vec_spills.mir
Fangrui Song 98797a5fc0 [PrologEpilogInserter][test] Improve SpilledToReg test 
D39386 made CalleeSavedInfo possible to spill a register to another register
(vector register for POWER9) but did not actually test live-in.
2020-10-17 20:36:22 -07:00

1.8 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink