Matt Arsenault 88e23eb2cf DAG: Fix legalization of vector addrspacecasts (#113964)

2024-10-29 08:08:50 -05:00

..

CMakeLists.txt

…

DAGCombiner.cpp

[DAG] Fold (and X, (bswap/bitreverse (not Y))) -> (and X, (not (bswap/bitreverse Y))) (#112547)

2024-10-28 11:52:44 +00:00

FastISel.cpp

FastISel: Fix incorrectly using getPointerTy (#110465)

2024-09-30 13:43:53 +04:00

FunctionLoweringInfo.cpp

[CodeGen] Simplify code with *Map::operator[] (NFC) (#112075)

2024-10-11 23:01:21 -07:00

InstrEmitter.cpp

DAG: Preserve disjoint flag when emitting final instructions (#110795)

2024-10-02 19:37:04 +04:00

InstrEmitter.h

[NFC] Reapply 3f37c517f, SmallDenseMap speedups

2024-09-26 10:49:29 +01:00

LegalizeDAG.cpp

DAG: Fix legalization of vector addrspacecasts (#113964)

2024-10-29 08:08:50 -05:00

LegalizeFloatTypes.cpp

[IR] Add llvm.sincos intrinsic (#109825)

2024-10-29 10:52:20 +00:00

LegalizeIntegerTypes.cpp

[Codegen][LegalizeIntegerTypes] Improve shift through stack (#96151)

2024-09-23 11:45:43 +02:00

LegalizeTypes.cpp

…

LegalizeTypes.h

[IR] Add llvm.sincos intrinsic (#109825)

2024-10-29 10:52:20 +00:00

LegalizeTypesGeneric.cpp

[LegalizeTypes][RISCV] Use SPLAT_VECTOR_PARTS to legalize splat BUILD_VECTOR (#107290)

2024-09-04 19:14:18 -07:00

LegalizeVectorOps.cpp

[IR] Add llvm.sincos intrinsic (#109825)

2024-10-29 10:52:20 +00:00

LegalizeVectorTypes.cpp

[IR] Add llvm.sincos intrinsic (#109825)

2024-10-29 10:52:20 +00:00

MatchContext.h

[DAG][RISCV] Use vp.<binop> when widening illegal types for binops which can trap (#105214)

2024-08-20 13:51:10 -07:00

ResourcePriorityQueue.cpp

…

ScheduleDAGFast.cpp

[NFC] Reapply 3f37c517f, SmallDenseMap speedups

2024-09-26 10:49:29 +01:00

ScheduleDAGRRList.cpp

[NFC] Use initial-stack-allocations for more data structures (#110544)

2024-09-30 23:15:18 +01:00

ScheduleDAGSDNodes.cpp

[NFC] Reapply 3f37c517f, SmallDenseMap speedups

2024-09-26 10:49:29 +01:00

ScheduleDAGSDNodes.h

[NFC] Reapply 3f37c517f, SmallDenseMap speedups

2024-09-26 10:49:29 +01:00

ScheduleDAGVLIW.cpp

…

SDNodeDbgValue.h

…

SelectionDAG.cpp

DAG: Fix legalization of vector addrspacecasts (#113964)

2024-10-29 08:08:50 -05:00

SelectionDAGAddressAnalysis.cpp

…

SelectionDAGBuilder.cpp

[IR] Add llvm.sincos intrinsic (#109825)

2024-10-29 10:52:20 +00:00

SelectionDAGBuilder.h

[CodeGen] Use Register in SwitchLoweringUtils. NFC (#109092)

2024-09-18 09:43:21 -07:00

SelectionDAGDumper.cpp

[X86][CodeGen] Add base atan2 intrinsic lowering (p4) (#110760)

2024-10-16 11:43:17 -07:00

SelectionDAGISel.cpp

Ensure !NDEBUG with LLVM_ENABLE_ABI_BREAKING_CHECKS does not segfault (#113588)

2024-10-24 19:30:38 +02:00

SelectionDAGPrinter.cpp

…

SelectionDAGTargetInfo.cpp

…

StatepointLowering.cpp

[GC] Rename gc_args to gc_live [nfc]

2024-08-26 14:06:04 -07:00

StatepointLowering.h

…

TargetLowering.cpp

DAG: Lower fcNormal is.fpclass to compare with inf (#100389)

2024-10-17 15:49:13 +04:00