caio/clang-p2996
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
b10fa8df3fc9d522370b0da3d24a261ee35b2ec2
clang-p2996/llvm/test/CodeGen/PowerPC
History
Chen Zheng ffece2dfcf [PowerPC] exploit P9 instruction maddld. 
Differential Revision: https://reviews.llvm.org/D58364

llvm-svn: 354427
2019-02-20 02:30:06 +00:00
..
2004-11-29-ShrCrash.ll
…
2004-11-30-shift-crash.ll
…
2004-11-30-shr-var-crash.ll
…
2004-12-12-ZeroSizeCommon.ll
…
2005-01-14-SetSelectCrash.ll
…
2005-01-14-UndefLong.ll
…
2005-08-12-rlwimi-crash.ll
…
2005-09-02-LegalizeDuplicatesCalls.ll
…
2005-10-08-ArithmeticRotate.ll
…
2005-11-30-vastart-crash.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
2006-01-11-darwin-fp-argument.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
2006-01-20-ShiftPartsCrash.ll
…
2006-04-01-FloatDoubleExtend.ll
…
2006-04-05-splat-ish.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
2006-04-19-vmaddfp-crash.ll
…
2006-05-12-rlwimi-crash.ll
…
2006-07-07-ComputeMaskedBits.ll
[PowerPC] Replace the Post RA List Scheduler with the Machine Scheduler
2018-07-04 18:54:25 +00:00
2006-07-19-stwbrx-crash.ll
…
2006-08-11-RetVector.ll
…
2006-08-15-SelectionCrash.ll
…
2006-09-28-shift_64.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
2006-10-13-Miscompile.ll
…
2006-10-17-brcc-miscompile.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
2006-10-17-ppc64-alloca.ll
…
2006-11-10-DAGCombineMiscompile.ll
…
2006-11-29-AltivecFPSplat.ll
…
2006-12-07-LargeAlloca.ll
…
2006-12-07-SelectCrash.ll
…
2007-01-04-ArgExtension.ll
…
2007-01-15-AsmDialect.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
2007-01-29-lbrx-asm.ll
…
2007-01-31-InlineAsmAddrMode.ll
…
2007-02-16-AlignPacked.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
2007-02-16-InlineAsmNConstraint.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
2007-02-23-lr-saved-twice.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
2007-03-24-cntlzd.ll
…
2007-03-30-SpillerCrash.ll
…
2007-04-24-InlineAsm-I-Modifier.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
2007-04-30-InlineAsmEarlyClobber.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
2007-05-03-InlineAsm-S-Constraint.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
2007-05-14-InlineAsmSelectCrash.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
2007-05-22-tailmerge-3.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
2007-05-30-dagcombine-miscomp.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
2007-06-28-BCCISelBug.ll
…
2007-08-04-CoalescerAssert.ll
…
2007-09-04-AltivecDST.ll
…
2007-09-07-LoadStoreIdxForms.ll
…
2007-09-08-unaligned.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
2007-09-11-RegCoalescerAssert.ll
…
2007-09-12-LiveIntervalsAssert.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
2007-10-16-InlineAsmFrameOffset.ll
…
2007-10-18-PtrArithmetic.ll
…
2007-10-21-LocalRegAllocAssert2.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
2007-10-21-LocalRegAllocAssert.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
2007-11-04-CoalescerCrash.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
2007-11-16-landingpad-split.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
2007-11-19-VectorSplitting.ll
…
2008-02-05-LiveIntervalsAssert.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
2008-02-09-LocalRegAllocAssert.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
2008-03-05-RegScavengerAssert.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
2008-03-17-RegScavengerCrash.ll
…
2008-03-18-RegScavengerAssert.ll
…
2008-03-24-AddressRegImm.ll
…
2008-03-24-CoalescerBug.ll
…
2008-03-26-CoalescerBug.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
2008-04-10-LiveIntervalCrash.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
2008-04-16-CoalescerBug.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
2008-04-23-CoalescerCrash.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
2008-05-01-ppc_fp128.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
2008-06-19-LegalizerCrash.ll
…
2008-06-21-F128LoadStore.ll
…
2008-06-23-LiveVariablesCrash.ll
…
2008-07-10-SplatMiscompile.ll
…
2008-07-15-Bswap.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
2008-07-15-Fabs.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
2008-07-15-SignExtendInreg.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
2008-07-17-Fneg.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
2008-07-24-PPC64-CCBug.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
2008-09-12-CoalescerBug.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
2008-10-17-AsmMatchingOperands.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
2008-10-28-f128-i32.ll
[Power9] Code Cleanup - Remove needsAggressiveScheduling()
2018-07-19 19:34:18 +00:00
2008-10-28-UnprocessedNode.ll
…
2008-10-31-PPCF128Libcalls.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
2008-12-02-LegalizeTypeAssert.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
2009-01-16-DeclareISelBug.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
2009-03-17-LSRBug.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
2009-05-28-LegalizeBRCC.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
2009-07-16-InlineAsm-M-Operand.ll
[CodeGen] Print external symbols as $symbol in both MIR and debug output
2017-12-14 10:02:58 +00:00
2009-08-17-inline-asm-addr-mode-breakage.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
2009-09-18-carrybit.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
2009-11-15-ProcImpDefsBug.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
2009-11-25-ImpDefBug.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
2010-02-04-EmptyGlobal.ll
Replace "no-frame-pointer-*" function attributes with "frame-pointer"
2019-01-14 10:55:55 +00:00
2010-02-12-saveCR.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
2010-03-09-indirect-call.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
2010-04-01-MachineCSEBug.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
2010-05-03-retaddr1.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
2010-10-11-Fast-Varargs.ll
…
2010-12-18-PPCStackRefs.ll
Replace "no-frame-pointer-*" function attributes with "frame-pointer"
2019-01-14 10:55:55 +00:00
2011-12-05-NoSpillDupCR.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
2011-12-06-SpillAndRestoreCR.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
2011-12-08-DemandedBitsMiscompile.ll
…
2012-09-16-TOC-entry-check.ll
…
2012-10-11-dynalloc.ll
…
2012-10-12-bitcast.ll
…
2012-11-16-mischedcall.ll
…
2013-05-15-preinc-fold.ll
…
2013-07-01-PHIElimBug.mir
[PHIElimination] Update the regression test for PR16508
2018-09-30 17:23:21 +00:00
2016-01-07-BranchWeightCrash.ll
…
2016-04-16-ADD8TLS.ll
…
2016-04-17-combine.ll
…
2016-04-28-setjmp.ll
[PowerPC] Replace the Post RA List Scheduler with the Machine Scheduler
2018-07-04 18:54:25 +00:00
2018-09-19-sextinreg-vector-crash.ll
[PowerPC] Fix the assert of ISD::SIGN_EXTEND_INREG when type is v2i16 and v2i8
2018-10-10 02:33:48 +00:00
a2-fp-basic.ll
…
a2q-stackalign.ll
…
a2q.ll
…
aa-tbaa.ll
…
aantidep-def-ec.mir
Followup on Proposal to move MIR physical register namespace to '$' sigil.
2018-01-31 22:04:26 +00:00
aantidep-inline-asm-use.ll
[PowerPC] Fix assert from machine verify pass that missing undef register flag
2018-12-07 05:25:16 +00:00
add-fi.ll
…
addc.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
adde_return_type.ll
[PowerPC] Fix the bug of ISD::ADDE to set its second return type to glue
2018-12-25 03:29:51 +00:00
addegluecrash.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
addi-licm.ll
…
addi-offset-fold.ll
[PowerPC] avoid masking already-zero bits in BitPermutationSelector
2018-10-12 14:02:20 +00:00
addi-reassoc.ll
…
addisdtprelha-nonr3.mir
Followup on Proposal to move MIR physical register namespace to '$' sigil.
2018-01-31 22:04:26 +00:00
addrfuncstr.ll
…
addrspacecast.ll
[PowerPC] Make AddrSpaceCast noop
2018-03-19 18:50:02 +00:00
addze.ll
[PowerPC] Combine ADD to ADDZE
2018-09-07 07:56:05 +00:00
aggressive-anti-dep-breaker-subreg.ll
Followup on Proposal to move MIR physical register namespace to '$' sigil.
2018-01-31 22:04:26 +00:00
alias.ll
…
align.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
allocate-r0.ll
…
altivec-ord.ll
…
and_add.ll
…
and_sext.ll
…
and_sra.ll
…
and-branch.ll
…
and-elim.ll
…
and-imm.ll
…
andc.ll
[CodeGen] Unify MBB reference format in both MIR and debug output
2017-12-04 17:18:51 +00:00
anon_aggr.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
anyext_srl.ll
…
arr-fp-arg-no-copy.ll
…
ashr-neg1.ll
…
asm-constraints.ll
…
asm-dialect.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
asm-printer-topological-order.ll
Use .set instead of = when printing assignment in assembly output
2018-03-27 16:44:41 +00:00
asm-Zy.ll
…
asym-regclass-copy.ll
…
atomic-1.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
atomic-2.ll
[PowerPC] Fix assert from machine verify pass that atomic pseudo expanding causes mismatched register class
2018-12-28 02:12:55 +00:00
atomic-minmax.ll
[PowerPC] Fix assert from machine verify pass that atomic pseudo expanding causes mismatched register class
2018-12-28 02:12:55 +00:00
Atomics-64.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
atomics-constant.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
atomics-fences.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
atomics-indexed.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
atomics-regression.ll
[PowerPC] Replace the Post RA List Scheduler with the Machine Scheduler
2018-07-04 18:54:25 +00:00
atomics.ll
[PowerPC] Fix assert from machine verify pass that atomic pseudo expanding causes mismatched register class
2018-12-28 02:12:55 +00:00
available-externally.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
bdzlr.ll
…
big-endian-actual-args.ll
…
big-endian-call-result.ll
…
big-endian-formal-args.ll
…
big-endian-store-forward.ll
[DAG] Fix Big Endian in Load-Store forwarding
2018-10-11 18:28:59 +00:00
bitcasts-direct-move.ll
[PowerPC] Add a peephole post RA to transform the inst that fed by add
2018-08-20 02:52:55 +00:00
bitfieldinsert.ll
[PowerPC] handle ISD:TRUNCATE in BitPermutationSelector
2018-12-28 08:00:39 +00:00
blockaddress.ll
…
bool-math.ll
[DAGCombiner] fold add/sub with bool operand based on target's boolean contents
2019-02-07 17:43:34 +00:00
BoolRetToIntTest-2.ll
…
BoolRetToIntTest.ll
…
bperm.ll
[PowerPC] avoid unprofitable Repl32 flag in BitPermutationSelector
2018-06-07 13:21:14 +00:00
branch_coalesce.ll
[PowerPC] Add a peephole post RA to transform the inst that fed by add
2018-08-20 02:52:55 +00:00
branch-hint.ll
…
branch-opt.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
brcond.ll
[PowerPC] Fix a conversion is not considered when the ISD::BR_CC node making the instruction selection
2018-11-29 03:04:39 +00:00
BreakableToken-reduced.ll
…
bswap64.ll
[PowerPC] Do not use vectors to codegen bswap with Altivec turned off
2018-11-21 02:53:50 +00:00
bswap-load-store.ll
…
build-vector-tests.ll
[Power9] Enable the Out-of-Order scheduling model for P9 hw
2019-01-03 05:04:18 +00:00
buildvec_canonicalize.ll
…
builtins-ppc-elf2-abi.ll
…
builtins-ppc-p8vector.ll
…
builtins-ppc-p9-f128.ll
[Power9] Enable the Out-of-Order scheduling model for P9 hw
2019-01-03 05:04:18 +00:00
bv-pres-v8i1.ll
…
bv-widen-undef.ll
…
byval-agg-info.ll
[CodeGen] Use MIR syntax for MachineMemOperand printing
2018-03-14 21:52:13 +00:00
byval-aliased.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
calls.ll
…
can-lower-ret.ll
…
cannonicalize-vector-shifts.ll
…
cc.ll
…
change-no-infs.ll
…
cmp_elimination.ll
[PowerPC] fix a bug in redundant compare elimination
2017-12-20 05:18:19 +00:00
cmp-cmp.ll
…
cmpb-ppc32.ll
…
cmpb.ll
…
coalesce-ext.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
code-align.ll
…
codemodel.ll
[Targets] Fixup incorrect targets in codemodel tests
2018-12-10 20:55:34 +00:00
coldcc2.ll
Re-commit : [PowerPC] Add handling for ColdCC calling convention and a pass to mark
2018-01-30 16:17:22 +00:00
coldcc.ll
[PowerPC] Replace the Post RA List Scheduler with the Machine Scheduler
2018-07-04 18:54:25 +00:00
combine-setcc.ll
[PowerPC] Fix some missed optimization opportunities in combineSetCC
2018-10-26 06:48:53 +00:00
combine-to-pre-index-store-crash.ll
…
compare-duplicate.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
compare-simm.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
CompareEliminationSpillIssue.ll
[PowerPC] Recommit r314244 with refactoring and off by default
2017-11-30 13:39:10 +00:00
complex-return.ll
…
constants-i64.ll
…
constants.ll
…
convert-rr-to-ri-instr-add.mir
[PowerPC] delete no more needed workaround for readsRegister() in PowerPC
2019-01-30 23:18:38 +00:00
convert-rr-to-ri-instrs-out-of-range.mir
Followup on Proposal to move MIR physical register namespace to '$' sigil.
2018-01-31 22:04:26 +00:00
convert-rr-to-ri-instrs-R0-special-handling.mir
Followup on Proposal to move MIR physical register namespace to '$' sigil.
2018-01-31 22:04:26 +00:00
convert-rr-to-ri-instrs.mir
[PowerPC] fix register class after converting X-FORM instruction to D-FORM instruction
2018-12-28 01:02:35 +00:00
convert-rr-to-ri-p9-vector.mir
[PowerPC] Fix inconsistent ImmMustBeMultipleOf for same instruction
2018-12-03 03:32:57 +00:00
copysignl.ll
…
cr1eq-no-extra-moves.ll
…
cr1eq.ll
…
cr_spilling.ll
…
cr-spills.ll
[PowerPC] Fix assert from machine verify pass that missing undef register flag
2018-12-07 05:25:16 +00:00
crash.ll
[PowerPC] Fix the assert of combineBVOfConsecutiveLoads when element num is 1
2018-09-20 03:09:15 +00:00
crbit-asm-disabled.ll
…
crbit-asm.ll
…
crbits.ll
[PowerPC] Recommit r314244 with refactoring and off by default
2017-11-30 13:39:10 +00:00
crsave.ll
Replace "no-frame-pointer-*" function attributes with "frame-pointer"
2019-01-14 10:55:55 +00:00
crypto_bifs.ll
…
CSR-fit.ll
[PowerPC][NFC] Added tests for prologue and epilogue code gen.
2019-02-13 23:37:23 +00:00
ctr-cleanup.ll
[PowerPC] Fix assert from machine verify pass that missing undef register flag
2018-12-07 05:25:16 +00:00
ctr-loop-tls-const.ll
…
ctr-minmaxnum.ll
[PowerPC] Add profitablilty check for conversion to mtctr loops
2017-10-12 16:43:33 +00:00
ctrloop-asm.ll
…
ctrloop-cpsgn.ll
…
ctrloop-fp64.ll
…
ctrloop-i64.ll
…
ctrloop-i128.ll
…
ctrloop-intrin.ll
…
ctrloop-large-ec.ll
[PowerPC] Fix assert from machine verify pass that missing undef register flag
2018-12-07 05:25:16 +00:00
ctrloop-le.ll
…
ctrloop-lt.ll
…
ctrloop-ne.ll
…
ctrloop-reg.ll
Remove alignment argument from memcpy/memmove/memset in favour of alignment attributes (Step 1)
2018-01-19 17:13:12 +00:00
ctrloop-s000.ll
…
ctrloop-sh.ll
…
ctrloop-shortLoops.ll
[PowerPC] adjust test for uaddo change in rL353001
2019-02-03 18:10:16 +00:00
ctrloop-sums.ll
…
ctrloop-udivti3.ll
[PowerPC] Fix assert from machine verify pass that missing undef register flag
2018-12-07 05:25:16 +00:00
ctrloops-hot-exit.ll
[PowerPC] Check hot loop exit edge in PPCCTRLoops
2018-02-05 12:25:29 +00:00
ctrloops-softfloat.ll
…
ctrloops.ll
…
cttz.ll
…
cxx_tlscc64.ll
[CodeGen] Always use printReg to print registers in both MIR and debug
2017-11-30 16:12:24 +00:00
darwin-labels.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
dbg.ll
[DebugInfo] Add DILabel metadata and intrinsic llvm.dbg.label.
2018-05-09 02:40:45 +00:00
DbgValueOtherTargets.test
…
dcbt-sched.ll
…
debuginfo-split-int.ll
MachineOperand/MIParser: Do not print debug-use flag, infer it
2018-10-30 23:28:27 +00:00
debuginfo-stackarg.ll
MachineOperand/MIParser: Do not print debug-use flag, infer it
2018-10-30 23:28:27 +00:00
delete-node.ll
…
direct-move-profit.ll
Remove irrelevant references to legacy git repositories from
2019-01-15 16:18:52 +00:00
div-2.ll
…
div-e-32.ll
…
div-e-all.ll
…
duplicate-returns-for-tailcall.ll
[PowerPC] fix a bug in TCO eligibility check
2017-12-30 08:09:04 +00:00
dyn-alloca-aligned.ll
…
dyn-alloca-offset.ll
…
e500-1.ll
…
early-ret2.ll
[PowerPC] Fix assert from machine verify pass that missing undef register flag
2018-12-07 05:25:16 +00:00
early-ret.ll
…
ec-input.ll
…
eh-dwarf-cfa.ll
…
empty-functions.ll
Replace "no-frame-pointer-*" function attributes with "frame-pointer"
2019-01-14 10:55:55 +00:00
emptystruct.ll
Remove alignment argument from memcpy/memmove/memset in favour of alignment attributes (Step 1)
2018-01-19 17:13:12 +00:00
emutls_generic.ll
[TLS] use emulated TLS if the target supports only this mode
2018-02-28 17:48:55 +00:00
eqv-andc-orc-nor.ll
…
expand-contiguous-isel.ll
[PowerPC] Partially enable the ISEL expansion pass.
2017-12-11 20:42:37 +00:00
expand-foldable-isel.ll
[PowerPC] Partially enable the ISEL expansion pass.
2017-12-11 20:42:37 +00:00
expand-isel-1.mir
Followup on Proposal to move MIR physical register namespace to '$' sigil.
2018-01-31 22:04:26 +00:00
expand-isel-2.mir
Followup on Proposal to move MIR physical register namespace to '$' sigil.
2018-01-31 22:04:26 +00:00
expand-isel-3.mir
Followup on Proposal to move MIR physical register namespace to '$' sigil.
2018-01-31 22:04:26 +00:00
expand-isel-4.mir
Followup on Proposal to move MIR physical register namespace to '$' sigil.
2018-01-31 22:04:26 +00:00
expand-isel-5.mir
Followup on Proposal to move MIR physical register namespace to '$' sigil.
2018-01-31 22:04:26 +00:00
expand-isel-6.mir
Followup on Proposal to move MIR physical register namespace to '$' sigil.
2018-01-31 22:04:26 +00:00
expand-isel-7.mir
Followup on Proposal to move MIR physical register namespace to '$' sigil.
2018-01-31 22:04:26 +00:00
expand-isel-8.mir
Followup on Proposal to move MIR physical register namespace to '$' sigil.
2018-01-31 22:04:26 +00:00
expand-isel-9.mir
Followup on Proposal to move MIR physical register namespace to '$' sigil.
2018-01-31 22:04:26 +00:00
expand-isel-10.mir
Followup on Proposal to move MIR physical register namespace to '$' sigil.
2018-01-31 22:04:26 +00:00
expand-isel.ll
[PowerPC] Replace the Post RA List Scheduler with the Machine Scheduler
2018-07-04 18:54:25 +00:00
ext-bool-trunc-repl.ll
…
extra-toc-reg-deps.ll
Re-commit: [MachineLICM] Add functions to MachineLICM to hoist invariant stores
2018-03-23 15:28:15 +00:00
extract-and-store.ll
[PowerPC] Exploit store instructions that store a single vector element
2019-01-24 23:44:28 +00:00
extsh.ll
…
extswsli.ll
[PowerPC] Recommit r340016 after fixing the reported issue
2018-08-27 11:20:27 +00:00
f32-to-i64.ll
…
f128-aggregates.ll
[Power9] Enable the Out-of-Order scheduling model for P9 hw
2019-01-03 05:04:18 +00:00
f128-arith.ll
[Power9] Enable the Out-of-Order scheduling model for P9 hw
2019-01-03 05:04:18 +00:00
f128-bitcast.ll
[Power9] Add __float128 support in the backend for bitcast to a i128
2018-10-23 17:11:36 +00:00
f128-compare.ll
[PowerPC] [NFC] Update __float128 tests
2018-07-12 20:18:57 +00:00
f128-conv.ll
[Power9] Enable the Out-of-Order scheduling model for P9 hw
2019-01-03 05:04:18 +00:00
f128-fma.ll
[PowerPC] [NFC] Update __float128 tests
2018-07-12 20:18:57 +00:00
f128-passByValue.ll
[Power9] Enable the Out-of-Order scheduling model for P9 hw
2019-01-03 05:04:18 +00:00
f128-rounding.ll
[PowerPC] [NFC] Update __float128 tests
2018-07-12 20:18:57 +00:00
f128-truncateNconv.ll
[Power9] Enable the Out-of-Order scheduling model for P9 hw
2019-01-03 05:04:18 +00:00
f128-vecExtractNconv.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
fabs.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
fast-isel-binary.ll
…
fast-isel-br-const.ll
…
fast-isel-call.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
fast-isel-cmp-imm.ll
[PowerPC] Enhance the fast selection of cmp instruction and clean up related asserts
2019-01-25 07:24:59 +00:00
fast-isel-const.ll
…
fast-isel-conversion-p5.ll
…
fast-isel-conversion.ll
Introduce codegen for the Signal Processing Engine
2018-07-18 04:25:10 +00:00
fast-isel-crash.ll
…
fast-isel-ext.ll
…
fast-isel-fcmp-nan.ll
Recommit "[PowerPC] Fix assert from machine verify pass that unmatched register class about fcmp selection in fast-isel"
2019-01-10 06:20:14 +00:00
fast-isel-fold.ll
…
fast-isel-fpconv.ll
…
fast-isel-GEP-coalesce.ll
…
fast-isel-i64offset.ll
…
fast-isel-icmp-split.ll
…
fast-isel-indirectbr.ll
…
fast-isel-load-store-vsx.ll
[PowerPC] Add a peephole post RA to transform the inst that fed by add
2018-08-20 02:52:55 +00:00
fast-isel-load-store.ll
Introduce codegen for the Signal Processing Engine
2018-07-18 04:25:10 +00:00
fast-isel-redefinition.ll
…
fast-isel-ret.ll
…
fast-isel-shifter.ll
…
fastcc_stacksize.ll
[PowerPC] Reduce stack frame for fastcc functions by only allocating parameter save area when needed
2018-02-20 15:09:45 +00:00
fastisel-gep-promote-before-add.ll
…
fcpsgn.ll
…
fdiv-combine.ll
…
float-asmprint.ll
…
float-logic-ops.ll
[DAGCombiner] Expand combining of FP logical ops to sign-setting FP ops
2018-10-09 23:20:11 +00:00
float-to-int.ll
[PowerPC] Add a peephole post RA to transform the inst that fed by add
2018-08-20 02:52:55 +00:00
floatPSA.ll
…
flt-preinc.ll
…
fma-aggr-FMF.ll
Utilize new SDNode flag functionality to expand current support for fma
2018-06-16 00:03:06 +00:00
fma-assoc.ll
…
fma-ext.ll
…
fma-mutate-duplicate-vreg.ll
…
fma-mutate-register-constraint.ll
…
fma-mutate.ll
Re-enable "[MachineCopyPropagation] Extend pass to do COPY source forwarding"
2018-02-27 16:59:10 +00:00
fma.ll
…
fmaxnum.ll
…
fmf-propagation.ll
[PowerPC] Add a peephole post RA to transform the inst that fed by add
2018-08-20 02:52:55 +00:00
fminnum.ll
…
fnabs.ll
…
fneg.ll
…
fold-li.ll
…
fold-zero.ll
…
fp2int2fp-ppcfp128.ll
…
fp64-to-int16.ll
Followup on Proposal to move MIR physical register namespace to '$' sigil.
2018-01-31 22:04:26 +00:00
fp128-bitcast-after-operation.ll
[PowerPC] Add a peephole post RA to transform the inst that fed by add
2018-08-20 02:52:55 +00:00
fp_to_uint.ll
…
fp-branch.ll
…
fp-int128-fp-combine.ll
[DAGCombiner] restrict (float)((int) f) --> ftrunc with no-signed-zeros
2018-06-27 18:16:40 +00:00
fp-int-conversions-direct-moves.ll
…
fp-int-fp.ll
…
fp-splat.ll
…
fp-to-int-ext.ll
…
fp-to-int-to-fp.ll
[DAGCombiner] restrict (float)((int) f) --> ftrunc with no-signed-zeros
2018-06-27 18:16:40 +00:00
fpcopy.ll
…
frame-size.ll
…
frameaddr.ll
…
Frames-alloca.ll
Replace "no-frame-pointer-*" function attributes with "frame-pointer"
2019-01-14 10:55:55 +00:00
Frames-large.ll
Replace "no-frame-pointer-*" function attributes with "frame-pointer"
2019-01-14 10:55:55 +00:00
Frames-leaf.ll
Replace "no-frame-pointer-*" function attributes with "frame-pointer"
2019-01-14 10:55:55 +00:00
Frames-small.ll
Replace "no-frame-pointer-*" function attributes with "frame-pointer"
2019-01-14 10:55:55 +00:00
frounds.ll
…
fsel.ll
…
fsl-e500mc.ll
Remove alignment argument from memcpy/memmove/memset in favour of alignment attributes (Step 1)
2018-01-19 17:13:12 +00:00
fsl-e5500.ll
Remove alignment argument from memcpy/memmove/memset in favour of alignment attributes (Step 1)
2018-01-19 17:13:12 +00:00
fsqrt.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
fsub-fneg.ll
[PowerPC] Replace the Post RA List Scheduler with the Machine Scheduler
2018-07-04 18:54:25 +00:00
ftrunc-vec.ll
[DAGCombiner] restrict (float)((int) f) --> ftrunc with no-signed-zeros
2018-06-27 18:16:40 +00:00
func-addr-consts.ll
Revert "[PowerPC] Make no-PIC default to match GCC - LLVM"
2018-11-16 19:24:23 +00:00
func-addr.ll
…
funnel-shift-rot.ll
[SelectionDAG] try harder to convert funnel shift to rotate
2018-08-09 17:26:22 +00:00
funnel-shift.ll
[PowerPC] Add Itineraries of IIC_IntRotateDI for P7/P8
2018-09-03 03:14:29 +00:00
glob-comp-aa-crash.ll
Remove alignment argument from memcpy/memmove/memset in favour of alignment attributes (Step 1)
2018-01-19 17:13:12 +00:00
gpr-vsr-spill.ll
Re-enable "[MachineCopyPropagation] Extend pass to do COPY source forwarding"
2018-02-27 16:59:10 +00:00
hello-reloc.s
[CodeGen] Unify MBB reference format in both MIR and debug output
2017-12-04 17:18:51 +00:00
hello.ll
…
hidden-vis-2.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
hidden-vis.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
hoist-logic.ll
[DAGCombiner] don't hoist logic op if operands have other uses, part 2
2018-12-06 19:18:56 +00:00
htm.ll
…
i1-ext-fold.ll
[PowerPC] Replace the Post RA List Scheduler with the Machine Scheduler
2018-07-04 18:54:25 +00:00
i1-to-double.ll
[Power9] Code Cleanup - Remove needsAggressiveScheduling()
2018-07-19 19:34:18 +00:00
i32-to-float.ll
…
i64_fp_round.ll
[PowerPC] Replace the Post RA List Scheduler with the Machine Scheduler
2018-07-04 18:54:25 +00:00
i64_fp.ll
…
i64-to-float.ll
[PowerPC] Add a peephole post RA to transform the inst that fed by add
2018-08-20 02:52:55 +00:00
i128-and-beyond.ll
…
ia-mem-r0.ll
…
ia-neg-const.ll
…
iabs.ll
…
ifcvt-forked-bug-2016-08-08.ll
[PowerPC] Fix assert from machine verify pass that missing undef register flag
2018-12-07 05:25:16 +00:00
ifcvt.ll
…
illegal-element-type.ll
…
in-asm-f64-reg.ll
…
indexed-load.ll
…
indirect-hidden.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
indirectbr.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
inline-asm-s-modifier.ll
…
inline-asm-scalar-to-vector-error.ll
…
inlineasm-copy.ll
…
inlineasm-i64-reg.ll
Revert "Re-enable "[MachineCopyPropagation] Extend pass to do COPY source forwarding""
2017-10-03 16:59:13 +00:00
inlineasm-vsx-reg.ll
[PowerPC] Support constraint 'wi' in asm
2018-11-01 02:35:17 +00:00
int-fp-conv-0.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
int-fp-conv-1.ll
…
inverted-bool-compares.ll
…
isel-rc-nox0.ll
Remove alignment argument from memcpy/memmove/memset in favour of alignment attributes (Step 1)
2018-01-19 17:13:12 +00:00
isel.ll
…
ispositive.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
itofp128.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
jaggedstructs.ll
[CodeGen] Allow mempcy/memset to generate small overlapping stores.
2018-12-13 09:56:19 +00:00
LargeAbsoluteAddr.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
larger-than-red-zone.ll
[PowerPC][NFC] Added tests for prologue and epilogue code gen.
2019-02-13 23:37:23 +00:00
lbz-from-ld-shift.ll
…
lbzux.ll
…
ld-st-upd.ll
…
ldtoc-inv.ll
…
lha.ll
…
licm-remat.ll
[MBP] Don't move bottom block before header if it can't reduce taken branches
2019-01-25 19:45:13 +00:00
licm-tocReg.ll
[PowerPC] Return true in enableMultipleCopyHints().
2018-01-31 09:26:51 +00:00
lit.local.cfg
…
livephysregs.mir
Followup on Proposal to move MIR physical register namespace to '$' sigil.
2018-01-31 22:04:26 +00:00
load-constant-addr.ll
…
load-shift-combine.ll
…
load-two-flts.ll
[PowerPC] Return true in enableMultipleCopyHints().
2018-01-31 09:26:51 +00:00
load-v4i8-improved.ll
[PowerPC] Improve codegen for vector loads using scalar_to_vector
2018-08-08 15:20:43 +00:00
logic-ops-on-compares.ll
[CodeGen] Unify MBB reference format in both MIR and debug output
2017-12-04 17:18:51 +00:00
long-compare.ll
…
longcall.ll
…
longdbl-truncate.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
loop-data-prefetch-inner.ll
…
loop-data-prefetch.ll
…
loop-hoist-toc-save.ll
Re-commit: [MachineLICM] Add functions to MachineLICM to hoist invariant stores
2018-03-23 15:28:15 +00:00
loop-prep-all.ll
…
lsa.ll
[Power9] Code Cleanup - Remove needsAggressiveScheduling()
2018-07-19 19:34:18 +00:00
lsr-postinc-pos.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
lxv-aligned-stack-slots.ll
[PowerPC] Add a peephole post RA to transform the inst that fed by add
2018-08-20 02:52:55 +00:00
lxvw4x-bug.ll
…
machine-combiner.ll
[FileCheck] Add -allow-deprecated-dag-overlap to failing llvm tests
2018-07-11 20:25:49 +00:00
maddld.ll
[PowerPC] exploit P9 instruction maddld.
2019-02-20 02:30:06 +00:00
mask64.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
mature-mc-support.ll
Run these tests, the errors were old and not valid anymore.
2018-02-16 23:02:28 +00:00
mc-instrlat.ll
…
mcm-1.ll
…
mcm-2.ll
…
mcm-3.ll
…
mcm-4.ll
[PowerPC] Add a peephole post RA to transform the inst that fed by add
2018-08-20 02:52:55 +00:00
mcm-5.ll
…
mcm-6.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
mcm-7.ll
…
mcm-8.ll
…
mcm-9.ll
…
mcm-10.ll
…
mcm-11.ll
…
mcm-12.ll
[PowerPC] Add a peephole post RA to transform the inst that fed by add
2018-08-20 02:52:55 +00:00
mcm-13.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
mcm-default.ll
…
mcm-obj-2.ll
…
mcm-obj.ll
…
mcount-insertion.ll
Rename CountingFunctionInserter and use for both mcount and cygprofile calls, before and after inlining
2017-11-14 21:09:45 +00:00
MCSE-caller-preserved-reg.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
mem_update.ll
…
mem-rr-addr-mode.ll
…
memcmp-mergeexpand.ll
Generalize MergeBlockIntoPredecessor. Replace uses of MergeBasicBlockIntoOnlyPred.
2018-06-20 22:01:04 +00:00
memcmp.ll
[CodeGen] Unify MBB reference format in both MIR and debug output
2017-12-04 17:18:51 +00:00
memcmpIR.ll
Re-land r349731 "[CodeGen][ExpandMemcmp] Add an option for allowing overlapping loads.
2018-12-20 13:01:04 +00:00
memCmpUsedInZeroEqualityComparison.ll
[DAGCombiner] form 'not' ops ahead of shifts (PR39657)
2018-11-22 19:24:10 +00:00
memcpy_dereferenceable.ll
Remove alignment argument from memcpy/memmove/memset in favour of alignment attributes (Step 1)
2018-01-19 17:13:12 +00:00
memcpy-vec.ll
[FileCheck] Add -allow-deprecated-dag-overlap to failing llvm tests
2018-07-11 20:25:49 +00:00
memset-nc-le.ll
Remove alignment argument from memcpy/memmove/memset in favour of alignment attributes (Step 1)
2018-01-19 17:13:12 +00:00
memset-nc.ll
Remove alignment argument from memcpy/memmove/memset in favour of alignment attributes (Step 1)
2018-01-19 17:13:12 +00:00
merge_stores_dereferenceable.ll
…
merge-st-chain-op.ll
[PowerPC] Fix assert from machine verify pass that missing undef register flag
2018-12-07 05:25:16 +00:00
MergeConsecutiveStores.ll
[Power9] Code Cleanup - Remove needsAggressiveScheduling()
2018-07-19 19:34:18 +00:00
mftb.ll
…
mi-scheduling-lhs.ll
[Power9] Enable the Out-of-Order scheduling model for P9 hw
2019-01-03 05:04:18 +00:00
misched-inorder-latency.ll
…
misched.ll
…
MMO-flags-assertion.ll
Remove alignment argument from memcpy/memmove/memset in favour of alignment attributes (Step 1)
2018-01-19 17:13:12 +00:00
mtvsrdd.ll
…
mul-neg-power-2.ll
…
mul-with-overflow.ll
…
mulhs.ll
…
mulld.ll
[Power9] Enable the Out-of-Order scheduling model for P9 hw
2019-01-03 05:04:18 +00:00
mulli64.ll
…
mult-alt-generic-powerpc64.ll
…
mult-alt-generic-powerpc.ll
…
multi-return.ll
…
named-reg-alloc-r0.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
named-reg-alloc-r1-64.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
named-reg-alloc-r1.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
named-reg-alloc-r2-64.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
named-reg-alloc-r2.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
named-reg-alloc-r13-64.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
named-reg-alloc-r13.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
neg.ll
…
negate-i1.ll
[CodeGen] Unify MBB reference format in both MIR and debug output
2017-12-04 17:18:51 +00:00
negctr.ll
[PowerPC] Fix assert from machine verify pass that missing undef register flag
2018-12-07 05:25:16 +00:00
no-ctr-loop-if-exit-in-nested-loop.ll
[PowerPC] No CTR loop if the candidate exiting block is in a different loop
2018-05-02 22:56:04 +00:00
no-dead-strip.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
no-dup-of-bdnz.ll
[PowerPC] Mark the BDNZ intrinsic as NoDuplicate
2018-04-17 13:07:01 +00:00
no-dup-spill-fp.ll
…
no-ext-with-count-zeros.ll
…
no-extra-fp-conv-ldst.ll
[DAGCombiner] restrict (float)((int) f) --> ftrunc with no-signed-zeros
2018-06-27 18:16:40 +00:00
no-pref-jumps.ll
…
no-rlwimi-trivial-commute.mir
Followup on Proposal to move MIR physical register namespace to '$' sigil.
2018-01-31 22:04:26 +00:00
NoCRFieldRedefWhenSpillingCRBIT.mir
[PowerPC] Fix CR Bit spill pseudo expansion
2018-12-29 11:43:54 +00:00
non-simple-args-intrin.ll
[PowerPC] Can not assume an intrinsic argument is a simple type.
2018-01-09 03:03:41 +00:00
noPermuteFormasking.ll
[PowerPC] Do not emit record-form rotates when record-form andi/andis suffices
2018-09-18 13:43:16 +00:00
not-fixed-frame-object.ll
[PowerPC][NFC] Added tests for prologue and epilogue code gen.
2019-02-13 23:37:23 +00:00
novrsave.ll
…
opt-cmp-inst-cr0-live.ll
[CodeGen] Don't omit any redundant information in -debug output
2018-02-26 15:23:42 +00:00
opt-li-add-to-addi.ll
Re-enable "[MachineCopyPropagation] Extend pass to do COPY source forwarding"
2018-02-27 16:59:10 +00:00
opt-sub-inst-cr0-live.mir
Followup on Proposal to move MIR physical register namespace to '$' sigil.
2018-01-31 22:04:26 +00:00
optcmp.ll
[PowerPC] Recommit r314244 with refactoring and off by default
2017-11-30 13:39:10 +00:00
optimize-andiso.ll
[PowerPC] Optimize compares fed by ANDISo
2018-09-18 13:21:58 +00:00
optnone-crbits-i1-ret.ll
…
or-addressing-mode.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
ori_imm32.ll
…
p8-isel-sched.ll
[PowerPC] Replace the Post RA List Scheduler with the Machine Scheduler
2018-07-04 18:54:25 +00:00
p8-scalar_vector_conversions.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
p8altivec-shuffles-pred.ll
…
p9_copy_fp.ll
[PowerPC] Emit xscpsgndp instead of xxlor when copying floating point scalar registers for P9
2018-08-24 20:00:24 +00:00
p9-dform-load-alignment.ll
[PowerPC] Folding XForm to DForm loads requires alignment for some DForm loads.
2018-10-01 20:16:27 +00:00
p9-vector-compares-and-counts.ll
…
p9-vinsert-vextract.ll
[Power9] Fix the resource list for the COPY instruction.
2018-03-27 17:51:53 +00:00
p9-xxinsertw-xxextractuw.ll
[PPC] Heuristic to choose between a X-Form VSX ld/st vs a X-Form FP ld/st.
2017-11-20 14:38:30 +00:00
peephole-align.ll
[PowerPC] Replace the Post RA List Scheduler with the Machine Scheduler
2018-07-04 18:54:25 +00:00
pie.ll
…
pip-inner.ll
…
popcnt.ll
…
post-ra-ec.ll
…
pow.75.ll
[DAGCombine] Optimize pow(X, 0.75) to sqrt(X) * sqrt(sqrt(X))
2019-02-08 19:50:58 +00:00
power9-moves-and-splats.ll
[PowerPC] Improve codegen for vector loads using scalar_to_vector
2018-08-08 15:20:43 +00:00
ppc32-align-long-double-sf.ll
[CodeGen] Always use printReg to print registers in both MIR and debug
2017-11-30 16:12:24 +00:00
ppc32-constant-BE-ppcf128.ll
…
ppc32-cyclecounter.ll
…
ppc32-i1-stack-arguments-abi-bug.ll
[PowerPC] Fix the calling convention for i1 arguments on PPC32
2018-09-14 21:26:05 +00:00
ppc32-i1-vaarg.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
ppc32-lshrti3.ll
…
ppc32-nest.ll
[CodeGen] Unify MBB reference format in both MIR and debug output
2017-12-04 17:18:51 +00:00
ppc32-pic-large.ll
[PowerPC] Secure PLT support
2018-03-27 11:23:53 +00:00
ppc32-pic.ll
…
ppc32-skip-regs.ll
…
ppc32-vacopy.ll
[Power9] Code Cleanup - Remove needsAggressiveScheduling()
2018-07-19 19:34:18 +00:00
ppc64-32bit-addic.ll
…
ppc64-abi-extend.ll
…
ppc64-align-long-double.ll
[PowerPC] Add a peephole post RA to transform the inst that fed by add
2018-08-20 02:52:55 +00:00
ppc64-altivec-abi.ll
…
ppc64-anyregcc-crash.ll
[PowerPC] Fix machine verify pass error for PATCHPOINT pseudo instruction that bad machine code
2018-12-30 15:13:51 +00:00
ppc64-anyregcc.ll
[PowerPC] Fix machine verify pass error for PATCHPOINT pseudo instruction that bad machine code
2018-12-30 15:13:51 +00:00
ppc64-blnop.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
ppc64-byval-align.ll
[PowerPC] Return true in enableMultipleCopyHints().
2018-01-31 09:26:51 +00:00
ppc64-calls.ll
…
ppc64-crash.ll
…
ppc64-cyclecounter.ll
…
ppc64-elf-abi.ll
…
ppc64-fastcc-fast-isel.ll
…
ppc64-fastcc.ll
…
ppc64-func-desc-hoist.ll
Re-commit: [MachineLICM] Add functions to MachineLICM to hoist invariant stores
2018-03-23 15:28:15 +00:00
ppc64-gep-opt.ll
[Power9] Code Cleanup - Remove needsAggressiveScheduling()
2018-07-19 19:34:18 +00:00
ppc64-get-cache-line-size.ll
…
ppc64-i128-abi.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
ppc64-icbt-pwr7.ll
…
ppc64-icbt-pwr8.ll
…
ppc64-linux-func-size.ll
…
ppc64-nest.ll
[CodeGen] Unify MBB reference format in both MIR and debug output
2017-12-04 17:18:51 +00:00
ppc64-nonfunc-calls.ll
…
ppc64-P9-mod.ll
…
ppc64-P9-setb.ll
[DAGCombiner][X86][PowerPC] Teach visitSIGN_EXTEND_INREG to fold (sext_in_reg (aext/sext x)) -> (sext x) when x has more than 1 sign bit and the sext_inreg is from one of them.
2019-01-02 17:58:27 +00:00
ppc64-P9-vabsd.ll
[PowerPC]Exploit P9 vabsdu for unsigned vselect patterns
2018-12-19 03:04:07 +00:00
ppc64-patchpoint.ll
[PowerPC] Fix machine verify pass error for PATCHPOINT pseudo instruction that bad machine code
2018-12-30 15:13:51 +00:00
ppc64-pre-inc-no-extra-phi.ll
…
ppc64-prefetch.ll
…
ppc64-r2-alloc.ll
…
ppc64-sibcall-shrinkwrap.ll
…
ppc64-sibcall.ll
[PowerPC] fix a bug in TCO eligibility check
2017-12-30 08:09:04 +00:00
ppc64-smallarg.ll
…
ppc64-stackmap-nops.ll
…
ppc64-stackmap.ll
[PowerPC] Fix machine verify pass error for PATCHPOINT pseudo instruction that bad machine code
2018-12-30 15:13:51 +00:00
ppc64-toc.ll
…
ppc64-vaarg-int.ll
…
ppc64-zext.ll
…
ppc64le-aggregates.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
ppc64le-calls.ll
…
ppc64le-crsave.ll
…
ppc64le-localentry-large.ll
…
ppc64le-localentry.ll
…
ppc64le-smallarg.ll
[PowerPC] Add a peephole post RA to transform the inst that fed by add
2018-08-20 02:52:55 +00:00
ppc440-fp-basic.ll
…
ppc440-msync.ll
…
ppc-crbits-onoff.ll
[PowerPC] Recommit r314244 with refactoring and off by default
2017-11-30 13:39:10 +00:00
ppc-ctr-dead-code.ll
Disabling the transformation introduced in r315888
2017-10-20 00:36:46 +00:00
ppc-empty-fs.ll
Remove alignment argument from memcpy/memmove/memset in favour of alignment attributes (Step 1)
2018-01-19 17:13:12 +00:00
ppc-label2.ll
[PowerPC] Fix label address calculation for ppc64
2018-09-17 11:03:40 +00:00
ppc-label.ll
[PowerPC] Fix label address calculation for ppc32
2018-06-19 13:07:40 +00:00
ppc-prologue.ll
Replace "no-frame-pointer-*" function attributes with "frame-pointer"
2019-01-14 10:55:55 +00:00
ppc-redzone-alignment-bug.ll
Revert "[PowerPC] Manually schedule the prologue and epilogue"
2018-01-12 13:12:49 +00:00
ppc-shrink-wrapping.ll
[PowerPC] Fix assert from machine verify pass that missing undef register flag
2018-12-07 05:25:16 +00:00
ppc-vaarg-agg.ll
[PowerPC] Fix assert from machine verify pass that missing undef register flag
2018-12-07 05:25:16 +00:00
ppcf128-1-opt.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
ppcf128-1.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
ppcf128-2.ll
…
ppcf128-3.ll
…
ppcf128-4.ll
…
ppcf128-endian.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
ppcf128sf.ll
…
ppcsoftops.ll
…
pr3711_widen_bit.ll
…
pr12757.ll
…
pr13641.ll
…
pr13891.ll
…
pr15031.ll
…
pr15359.ll
…
pr15630.ll
…
pr15632.ll
[PowerPC] preserve test intent by removing undef
2018-05-16 22:48:48 +00:00
pr16556-2.ll
…
pr16556.ll
[PowerPC] Fix assert from machine verify pass that missing undef register flag
2018-12-07 05:25:16 +00:00
pr16573.ll
…
pr17168.ll
[DebugInfo] Add DILabel metadata and intrinsic llvm.dbg.label.
2018-05-09 02:40:45 +00:00
pr17354.ll
…
pr18663-2.ll
…
pr18663.ll
…
pr20442.ll
…
pr22711.ll
…
pr24216.ll
…
pr24546.ll
Adjust documentation for git migration.
2019-01-29 16:37:27 +00:00
pr24636.ll
…
pr25157-peephole.ll
[PowerPC] Fix assert from machine verify pass that missing undef register flag
2018-12-07 05:25:16 +00:00
pr25157.ll
[PowerPC] Fix assert from machine verify pass that missing undef register flag
2018-12-07 05:25:16 +00:00
pr26180.ll
Relax fast register allocator related test cases; NFC
2018-10-29 20:10:42 +00:00
pr26193.ll
…
pr26356.ll
…
pr26378.ll
…
pr26381.ll
…
pr26617.ll
…
pr26690.ll
…
pr27078.ll
[PowerPC] Replace the Post RA List Scheduler with the Machine Scheduler
2018-07-04 18:54:25 +00:00
pr27350.ll
Remove alignment argument from memcpy/memmove/memset in favour of alignment attributes (Step 1)
2018-01-19 17:13:12 +00:00
pr28130.ll
…
pr28630.ll
…
pr30451.ll
…
pr30640.ll
…
pr30663.ll
…
pr30715.ll
[PowerPC] Remove the match pattern in the definition of LXSDX/STXSDX
2018-05-24 03:20:28 +00:00
pr31144.ll
…
pr32063.ll
…
pr32140.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
pr33093.ll
[PowerPC] Add Itineraries of IIC_IntRotateDI for P7/P8
2018-09-03 03:14:29 +00:00
pr33547.ll
[PowerPC] Disable shrink-wrapping when getting PC address through the LR
2018-02-23 23:08:34 +00:00
pr35402.ll
[PPC] Avoid non-simple MVT in STBRX optimization
2018-03-15 17:49:12 +00:00
pr35688.ll
[LICM/MSSA] Add promotion to scalars by building an AliasSetTracker with MemorySSA.
2019-02-06 20:25:17 +00:00
pr36068.ll
[PowerPC] Tell VSX swap removal that scalar conversions are lane-sensitive
2018-02-01 21:09:04 +00:00
pr36292.ll
[PowerPC] Do not produce invalid CTR loop with an FRem
2018-02-22 03:02:41 +00:00
pr38087.ll
[PowerPC] Don't run BV DAG Combine before legalization if it assumes legal types
2018-08-15 12:58:13 +00:00
pr39478.ll
[PowerPC] Don't combine to bswap store on 1-byte truncating store
2018-11-20 04:42:31 +00:00
pr39815.ll
[PowerPC] Fix ADDE, SUBE do not know how to promote operator
2018-12-30 07:48:09 +00:00
PR3488.ll
Fix for PR34888.
2017-10-10 08:46:10 +00:00
PR33636.ll
…
PR33671.ll
[Power9] Enable the Out-of-Order scheduling model for P9 hw
2019-01-03 05:04:18 +00:00
PR35812-neg-cmpxchg.ll
[PowerPC] Fix assert from machine verify pass that atomic pseudo expanding causes mismatched register class
2018-12-28 02:12:55 +00:00
pre-inc-disable.ll
[PowerPC] Regenerate test
2019-02-12 16:10:50 +00:00
preemption.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
preinc-ld-sel-crash.ll
…
preincprep-i64-check.ll
[PowerPC] Don't make it as pre-inc candidate if displacement isn't 4's multiple for i64 pre-inc load/store
2018-07-02 05:46:09 +00:00
preincprep-invoke.ll
…
preincprep-nontrans-crash.ll
…
private.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
pwr3-6x.ll
…
pwr7-gt-nop.ll
[PowerPC] Replace the Post RA List Scheduler with the Machine Scheduler
2018-07-04 18:54:25 +00:00
pzero-fp-xored.ll
…
qpx-bv-sint.ll
[PowerPC] fix tests to be independent of FP undef
2018-03-10 16:14:05 +00:00
qpx-bv.ll
…
qpx-func-clobber.ll
…
qpx-load-splat.ll
[PowerPC] Improve codegen for vector loads using scalar_to_vector
2018-08-08 15:20:43 +00:00
qpx-load.ll
…
qpx-recipest.ll
[PowerPC] Replace the Post RA List Scheduler with the Machine Scheduler
2018-07-04 18:54:25 +00:00
qpx-rounding-ops.ll
…
qpx-s-load.ll
…
qpx-s-sel.ll
…
qpx-s-store.ll
…
qpx-sel.ll
…
qpx-split-vsetcc.ll
…
qpx-store.ll
…
qpx-unal-cons-lds.ll
…
qpx-unalperm.ll
…
quadint-return.ll
Followup on Proposal to move MIR physical register namespace to '$' sigil.
2018-01-31 22:04:26 +00:00
r31.ll
…
recipest.ll
…
reg-coalesce-simple.ll
…
reg-names.ll
First step towards more human-friendly PPC assembler output:
2017-11-29 23:05:56 +00:00
reg-scavenging.ll
[PowerPC][NFC] Added tests for prologue and epilogue code gen.
2019-02-13 23:37:23 +00:00
reloc-align.ll
…
remap-crash.ll
…
remat-imm.ll
…
remove-implicit-use.mir
[PowerPC] Remove the implicit use of the register if it is replaced by Imm
2018-12-28 03:38:09 +00:00
remove-redundant-moves.ll
…
remove-redundant-toc-saves.ll
[PowerPC] Remove redundant TOC saves
2017-11-27 20:26:36 +00:00
remove-self-copies.mir
Fix buildbot failures with the newly added test case (triple was missing).
2018-10-09 11:17:47 +00:00
resolvefi-basereg.ll
Remove alignment argument from memcpy/memmove/memset in favour of alignment attributes (Step 1)
2018-01-19 17:13:12 +00:00
resolvefi-disp.ll
Remove alignment argument from memcpy/memmove/memset in favour of alignment attributes (Step 1)
2018-01-19 17:13:12 +00:00
restore-r30.ll
…
retaddr2.ll
…
retaddr.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
return-val-i128.ll
…
rlwimi2.ll
…
rlwimi3.ll
…
rlwimi-and-or-bits.ll
…
rlwimi-and.ll
…
rlwimi-commute.ll
…
rlwimi-dyn-and.ll
[PowerPC] avoid masking already-zero bits in BitPermutationSelector
2018-10-12 14:02:20 +00:00
rlwimi-keep-rsh.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
rlwimi.ll
…
rlwinm2.ll
…
rlwinm_rldicl_to_andi.mir
[PowerPC] Materialize more constants with CR-field set in late peephole
2018-07-13 15:21:03 +00:00
rlwinm-zero-ext.ll
[PowerPC] Do not emit record-form rotates when record-form andi suffices
2018-03-05 19:27:16 +00:00
rlwinm.ll
…
rm-zext.ll
…
rotl-2.ll
…
rotl-64.ll
…
rotl-rotr-crash.ll
…
rotl.ll
…
rounding-ops.ll
…
rs-undef-use.ll
…
s000-alias-misched.ll
…
sat-add.ll
[CGP] adjust target constraints for forming uaddo
2019-02-03 17:53:09 +00:00
save-bp.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
save-cr-ppc32svr4.ll
[Power9] Code Cleanup - Remove needsAggressiveScheduling()
2018-07-19 19:34:18 +00:00
save-crbp-ppc32svr4.ll
[Power9] Code Cleanup - Remove needsAggressiveScheduling()
2018-07-19 19:34:18 +00:00
scalar_vector_test_1.ll
Test commit
2018-12-19 15:21:07 +00:00
scalar_vector_test_2.ll
[PowerPC] Exploit store instructions that store a single vector element
2019-01-24 23:44:28 +00:00
scalar_vector_test_3.ll
[PowerPC] Improve codegen for vector loads using scalar_to_vector
2018-08-08 15:20:43 +00:00
scalar_vector_test_4.ll
[Power9] Enable the Out-of-Order scheduling model for P9 hw
2019-01-03 05:04:18 +00:00
scavenging.mir
Followup on Proposal to move MIR physical register namespace to '$' sigil.
2018-01-31 22:04:26 +00:00
sdag-ppcf128.ll
…
sdiv-pow2.ll
…
sections.ll
…
select_const.ll
[PowerPC] Add a peephole post RA to transform the inst that fed by add
2018-08-20 02:52:55 +00:00
select_lt0.ll
…
select-addrRegRegOnly.ll
[PowerPC] Replace the Post RA List Scheduler with the Machine Scheduler
2018-07-04 18:54:25 +00:00
select-cc.ll
…
select-i1-vs-i1.ll
[PowerPC] Implement the isSelectSupported() target hook
2018-12-20 06:19:59 +00:00
selectiondag-extload-computeknownbits.ll
…
selectiondag-sextload.ll
[DAGCombine] Don't combine sext with extload if sextload is not supported and extload has multi users
2017-10-27 21:54:24 +00:00
set0-v8i16.ll
…
setcc_no_zext.ll
…
setcc-logic.ll
[DAGCombiner] convert logic-of-setcc into bit magic (PR40611)
2019-02-12 17:07:47 +00:00
setcc-to-sub.ll
[DAGCombiner] form 'not' ops ahead of shifts (PR39657)
2018-11-22 19:24:10 +00:00
setcclike-or-comb.ll
…
setcr_bc2.mir
[PowerPC] optimize conditional branch on CRSET/CRUNSET
2018-09-26 12:32:45 +00:00
setcr_bc3.mir
[PowerPC] Remove SeenUse check when optimizing conditional branch in
2019-01-02 17:07:23 +00:00
setcr_bc.mir
[PowerPC] optimize conditional branch on CRSET/CRUNSET
2018-09-26 12:32:45 +00:00
seteq-0.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
shift128.ll
[PowerPC] Replace the Post RA List Scheduler with the Machine Scheduler
2018-07-04 18:54:25 +00:00
shift_mask.ll
[CodeGen] Unify MBB reference format in both MIR and debug output
2017-12-04 17:18:51 +00:00
shift-cmp.ll
…
shl_elim.ll
…
shl_sext.ll
…
sign_ext_inreg1.ll
…
signbit-shift.ll
[DAGCombiner] fold add/sub with bool operand based on target's boolean contents
2019-02-07 17:43:34 +00:00
simplifyConstCmpToISEL.ll
Generalize MergeBlockIntoPredecessor. Replace uses of MergeBasicBlockIntoOnlyPred.
2018-06-20 22:01:04 +00:00
sj-ctr-loop.ll
[NFC][PowerPC] add verify-machineinstrs check
2018-12-13 12:55:42 +00:00
sjlj_no0x.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
sjlj.ll
[PowerPC] intrinsic llvm.eh.sjlj.setjmp should not have flag isBarrier.
2018-12-13 12:25:20 +00:00
small-arguments.ll
…
spe.ll
Introduce codegen for the Signal Processing Engine
2018-07-18 04:25:10 +00:00
spill-nor0.ll
…
splat-bug.ll
…
splat-larger-types-as-v16i8.ll
…
split-index-tc.ll
…
srl-mask.ll
…
stack-no-redzone.ll
…
stack-protector.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
stack-realign.ll
Replace "no-frame-pointer-*" function attributes with "frame-pointer"
2019-01-14 10:55:55 +00:00
stackmap-frame-setup.ll
…
stacksize.ll
…
std-unal-fi.ll
…
stdux-constuse.ll
…
stfiwx-2.ll
…
stfiwx.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
store_fptoi.ll
[Power9] Enable the Out-of-Order scheduling model for P9 hw
2019-01-03 05:04:18 +00:00
store-constant.ll
[PowerPC] Replace the Post RA List Scheduler with the Machine Scheduler
2018-07-04 18:54:25 +00:00
store-load-fwd.ll
…
store-update.ll
…
structsinmem.ll
Replace "no-frame-pointer-*" function attributes with "frame-pointer"
2019-01-14 10:55:55 +00:00
structsinregs.ll
Replace "no-frame-pointer-*" function attributes with "frame-pointer"
2019-01-14 10:55:55 +00:00
stubs.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
stwu8.ll
Remove alignment argument from memcpy/memmove/memset in favour of alignment attributes (Step 1)
2018-01-19 17:13:12 +00:00
stwu-gta.ll
…
stwu-sched.ll
[Power9] Enable the Out-of-Order scheduling model for P9 hw
2019-01-03 05:04:18 +00:00
stwux.ll
[PowerPC] Fix assert from machine verify pass that missing undef register flag
2018-12-07 05:25:16 +00:00
sub-bv-types.ll
…
subc.ll
…
subreg-postra-2.ll
[LICM] sink through non-trivially replicable PHI
2017-11-03 16:24:53 +00:00
subreg-postra.ll
…
subtract_from_imm.ll
…
svr4-redzone.ll
…
swaps-le-1.ll
[FileCheck] Add -allow-deprecated-dag-overlap to failing llvm tests
2018-07-11 20:25:49 +00:00
swaps-le-2.ll
…
swaps-le-3.ll
…
swaps-le-4.ll
…
swaps-le-5.ll
…
swaps-le-6.ll
[Power9] Enable the Out-of-Order scheduling model for P9 hw
2019-01-03 05:04:18 +00:00
swaps-le-7.ll
[PowerPC] Replace the Post RA List Scheduler with the Machine Scheduler
2018-07-04 18:54:25 +00:00
tail-dup-analyzable-fallthrough.ll
…
tail-dup-branch-to-fallthrough.ll
[CodeGen] Unify MBB reference format in both MIR and debug output
2017-12-04 17:18:51 +00:00
tail-dup-break-cfg.ll
[PowerPC] Do not emit record-form rotates when record-form andi/andis suffices
2018-09-18 13:43:16 +00:00
tail-dup-layout.ll
[PowerPC] Do not emit record-form rotates when record-form andi/andis suffices
2018-09-18 13:43:16 +00:00
tailcall1-64.ll
…
tailcall1.ll
…
tailcall-string-rvo.ll
Remove alignment argument from memcpy/memmove/memset in favour of alignment attributes (Step 1)
2018-01-19 17:13:12 +00:00
tailcallpic1.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
test-and-cmp-folding.ll
[PowerPC] Implement isMaskAndCmp0FoldingBeneficial
2018-05-02 23:55:23 +00:00
testBitReverse.ll
[PowerPC] Add Itineraries of IIC_IntRotateDI for P7/P8
2018-09-03 03:14:29 +00:00
testComparesi32gtu.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
testComparesi32leu.ll
[CodeGen] Unify MBB reference format in both MIR and debug output
2017-12-04 17:18:51 +00:00
testComparesi32ltu.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
testComparesieqsc.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
testComparesieqsi.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
testComparesieqsll.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
testComparesieqss.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
testComparesiequc.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
testComparesiequi.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
testComparesiequll.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
testComparesiequs.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
testComparesigesc.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
testComparesigesi.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
testComparesigesll.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
testComparesigess.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
testComparesigeuc.ll
[DAGCombiner] form 'not' ops ahead of shifts (PR39657)
2018-11-22 19:24:10 +00:00
testComparesigeui.ll
[DAGCombiner] form 'not' ops ahead of shifts (PR39657)
2018-11-22 19:24:10 +00:00
testComparesigeull.ll
[PowerPC] Recommit r314244 with refactoring and off by default
2017-11-30 13:39:10 +00:00
testComparesigeus.ll
[DAGCombiner] form 'not' ops ahead of shifts (PR39657)
2018-11-22 19:24:10 +00:00
testComparesigtsc.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
testComparesigtsi.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
testComparesigtsll.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
testComparesigtss.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
testComparesigtuc.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
testComparesigtui.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
testComparesigtus.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
testComparesilesc.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
testComparesilesi.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
testComparesilesll.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
testComparesiless.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
testComparesileuc.ll
[DAGCombiner] form 'not' ops ahead of shifts (PR39657)
2018-11-22 19:24:10 +00:00
testComparesileui.ll
[DAGCombiner] form 'not' ops ahead of shifts (PR39657)
2018-11-22 19:24:10 +00:00
testComparesileull.ll
[PowerPC] Recommit r314244 with refactoring and off by default
2017-11-30 13:39:10 +00:00
testComparesileus.ll
[DAGCombiner] form 'not' ops ahead of shifts (PR39657)
2018-11-22 19:24:10 +00:00
testComparesiltsc.ll
[CodeGen] Unify MBB reference format in both MIR and debug output
2017-12-04 17:18:51 +00:00
testComparesiltsi.ll
[CodeGen] Unify MBB reference format in both MIR and debug output
2017-12-04 17:18:51 +00:00
testComparesiltsll.ll
[CodeGen] Unify MBB reference format in both MIR and debug output
2017-12-04 17:18:51 +00:00
testComparesiltss.ll
[CodeGen] Unify MBB reference format in both MIR and debug output
2017-12-04 17:18:51 +00:00
testComparesiltuc.ll
[PowerPC] Recommit r314244 with refactoring and off by default
2017-11-30 13:39:10 +00:00
testComparesiltui.ll
[PowerPC] Recommit r314244 with refactoring and off by default
2017-11-30 13:39:10 +00:00
testComparesiltus.ll
[PowerPC] Recommit r314244 with refactoring and off by default
2017-11-30 13:39:10 +00:00
testComparesinesc.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
testComparesinesi.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
testComparesinesll.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
testComparesiness.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
testComparesineuc.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
testComparesineui.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
testComparesineull.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
testComparesineus.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
testCompareslleqsc.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
testCompareslleqsi.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
testCompareslleqsll.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
testCompareslleqss.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
testComparesllequc.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
testComparesllequi.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
testComparesllequll.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
testComparesllequs.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
testComparesllgesc.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
testComparesllgesi.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
testComparesllgesll.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
testComparesllgess.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
testComparesllgeuc.ll
[DAGCombiner] form 'not' ops ahead of shifts (PR39657)
2018-11-22 19:24:10 +00:00
testComparesllgeui.ll
[DAGCombiner] form 'not' ops ahead of shifts (PR39657)
2018-11-22 19:24:10 +00:00
testComparesllgeull.ll
[PowerPC] Recommit r314244 with refactoring and off by default
2017-11-30 13:39:10 +00:00
testComparesllgeus.ll
[DAGCombiner] form 'not' ops ahead of shifts (PR39657)
2018-11-22 19:24:10 +00:00
testComparesllgtsll.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
testComparesllgtuc.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
testComparesllgtui.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
testComparesllgtus.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
testCompareslllesc.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
testCompareslllesi.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
testCompareslllesll.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
testComparesllless.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
testComparesllleuc.ll
[DAGCombiner] form 'not' ops ahead of shifts (PR39657)
2018-11-22 19:24:10 +00:00
testComparesllleui.ll
[DAGCombiner] form 'not' ops ahead of shifts (PR39657)
2018-11-22 19:24:10 +00:00
testComparesllleull.ll
[PowerPC] Recommit r314244 with refactoring and off by default
2017-11-30 13:39:10 +00:00
testComparesllleus.ll
[DAGCombiner] form 'not' ops ahead of shifts (PR39657)
2018-11-22 19:24:10 +00:00
testComparesllltsll.ll
[CodeGen] Unify MBB reference format in both MIR and debug output
2017-12-04 17:18:51 +00:00
testComparesllltuc.ll
[CodeGen] Unify MBB reference format in both MIR and debug output
2017-12-04 17:18:51 +00:00
testComparesllltui.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
testComparesllltus.ll
[CodeGen] Unify MBB reference format in both MIR and debug output
2017-12-04 17:18:51 +00:00
testComparesllnesll.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
testComparesllneull.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
thread-pointer.ll
…
tls_get_addr_clobbers.ll
Revert "[PowerPC] Manually schedule the prologue and epilogue"
2018-01-12 13:12:49 +00:00
tls_get_addr_fence1.mir
Followup on Proposal to move MIR physical register namespace to '$' sigil.
2018-01-31 22:04:26 +00:00
tls_get_addr_fence2.mir
Followup on Proposal to move MIR physical register namespace to '$' sigil.
2018-01-31 22:04:26 +00:00
tls_get_addr_stackframe.ll
…
tls-cse.ll
…
tls-pic.ll
…
tls-pie-xform.ll
[PowerPC] Optimize TLS initial-exec sequence to use X-Form loads/stores
2018-03-15 15:34:41 +00:00
tls-store2.ll
…
tls.ll
Relax fast register allocator related test cases; NFC
2018-10-29 20:10:42 +00:00
toc-float.ll
[NFC] fix test case issue that with wrong label check.
2018-12-18 04:25:41 +00:00
toc-load-sched-bug.ll
Remove alignment argument from memcpy/memmove/memset in favour of alignment attributes (Step 1)
2018-01-19 17:13:12 +00:00
trampoline.ll
…
trunc-srl-load.ll
[DAGCombine] Improve ReduceLoad for SRL
2018-04-09 08:16:11 +00:00
uint-to-ppcfp128-crash.ll
[PowerPC] Fix parest build failure in SPEC2017.
2017-12-21 15:42:50 +00:00
umulo-128-legalisation-lowering.ll
[SelectionDAG] Improve the legalisation lowering of UMULO.
2018-08-16 18:39:39 +00:00
unal4-std.ll
…
unal-altivec2.ll
…
unal-altivec-wint.ll
…
unal-altivec.ll
[Power9] Code Cleanup - Remove needsAggressiveScheduling()
2018-07-19 19:34:18 +00:00
unal-vec-ldst.ll
[PowerPC] Replace the Post RA List Scheduler with the Machine Scheduler
2018-07-04 18:54:25 +00:00
unal-vec-negarith.ll
[CodeGen] Use MIR syntax for MachineMemOperand printing
2018-03-14 21:52:13 +00:00
unaligned.ll
[PowerPC] Remove the match pattern in the definition of LXSDX/STXSDX
2018-05-24 03:20:28 +00:00
unsafe-math.ll
…
unwind-dw2-g.ll
[DebugInfo] Add DILabel metadata and intrinsic llvm.dbg.label.
2018-05-09 02:40:45 +00:00
unwind-dw2.ll
…
uwtables.ll
[Exception Handling] Unwind tables are required for all functions that have an EH personality.
2018-08-24 19:38:29 +00:00
vaddsplat.ll
…
varargs-struct-float.ll
…
varargs.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
variable_elem_vec_extracts.ll
[SelectionDAG] Reverse the order of operands in the ISD::ADD created by TargetLowering::getVectorElementPointer so that the FrameIndex is on the left.
2017-12-22 17:18:13 +00:00
vcmp-fold.ll
…
vec_abs.ll
…
vec_absd.ll
…
vec_add_sub_doubleword.ll
…
vec_add_sub_quadword.ll
[CodeGen] Unify MBB reference format in both MIR and debug output
2017-12-04 17:18:51 +00:00
vec_auto_constant.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
vec_br_cmp.ll
…
vec_buildvector_loadstore.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
vec_call.ll
…
vec_clz.ll
…
vec_cmp.ll
…
vec_cmpd.ll
…
vec_constants.ll
…
vec_conv_fp32_to_i8_elts.ll
[Power9] Enable the Out-of-Order scheduling model for P9 hw
2019-01-03 05:04:18 +00:00
vec_conv_fp32_to_i16_elts.ll
[Power9] Enable the Out-of-Order scheduling model for P9 hw
2019-01-03 05:04:18 +00:00
vec_conv_fp32_to_i64_elts.ll
[Power9] Enable the Out-of-Order scheduling model for P9 hw
2019-01-03 05:04:18 +00:00
vec_conv_fp64_to_i8_elts.ll
[Power9] Enable the Out-of-Order scheduling model for P9 hw
2019-01-03 05:04:18 +00:00
vec_conv_fp64_to_i16_elts.ll
[Power9] Enable the Out-of-Order scheduling model for P9 hw
2019-01-03 05:04:18 +00:00
vec_conv_fp64_to_i32_elts.ll
[Power9] Enable the Out-of-Order scheduling model for P9 hw
2019-01-03 05:04:18 +00:00
vec_conv_fp_to_i_4byte_elts.ll
[PowerPC][NFC] Add tests for vector fp <-> int conversions
2018-11-16 20:24:10 +00:00
vec_conv_fp_to_i_8byte_elts.ll
[Power9] Enable the Out-of-Order scheduling model for P9 hw
2019-01-03 05:04:18 +00:00
vec_conv_i8_to_fp32_elts.ll
[Power9] Enable the Out-of-Order scheduling model for P9 hw
2019-01-03 05:04:18 +00:00
vec_conv_i8_to_fp64_elts.ll
[Power9] Enable the Out-of-Order scheduling model for P9 hw
2019-01-03 05:04:18 +00:00
vec_conv_i16_to_fp32_elts.ll
[Power9] Enable the Out-of-Order scheduling model for P9 hw
2019-01-03 05:04:18 +00:00
vec_conv_i16_to_fp64_elts.ll
[Power9] Enable the Out-of-Order scheduling model for P9 hw
2019-01-03 05:04:18 +00:00
vec_conv_i32_to_fp64_elts.ll
[Power9] Enable the Out-of-Order scheduling model for P9 hw
2019-01-03 05:04:18 +00:00
vec_conv_i64_to_fp32_elts.ll
[Power9] Enable the Out-of-Order scheduling model for P9 hw
2019-01-03 05:04:18 +00:00
vec_conv_i_to_fp_4byte_elts.ll
[PowerPC][NFC] Add tests for vector fp <-> int conversions
2018-11-16 20:24:10 +00:00
vec_conv_i_to_fp_8byte_elts.ll
[Power9] Enable the Out-of-Order scheduling model for P9 hw
2019-01-03 05:04:18 +00:00
vec_conv.ll
…
vec_extload.ll
…
vec_extract_p9_2.ll
[DAGCombiner] When combining zero_extend of a truncate, only mask before extending for vectors.
2018-03-01 22:32:25 +00:00
vec_extract_p9.ll
[CodeGen] Unify MBB reference format in both MIR and debug output
2017-12-04 17:18:51 +00:00
vec_fmuladd.ll
…
vec_fneg.ll
…
vec_insert.ll
…
vec_int_ext.ll
[CodeGen] Unify MBB reference format in both MIR and debug output
2017-12-04 17:18:51 +00:00
vec_mergeow.ll
…
vec_minmax.ll
…
vec_misaligned.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
vec_mul_even_odd.ll
…
vec_mul.ll
…
vec_perf_shuffle.ll
…
vec_popcnt.ll
…
vec_revb.ll
[CodeGen] Unify MBB reference format in both MIR and debug output
2017-12-04 17:18:51 +00:00
vec_rotate_shift.ll
NFC - Various typo fixes in tests
2018-07-04 13:28:39 +00:00
vec_rounding.ll
…
vec_select.ll
[PowerPC] Enhance the selection(ISD::VSELECT) of vector type
2018-11-14 02:34:45 +00:00
vec_shift.ll
…
vec_shuffle_le.ll
…
vec_shuffle_p8vector_le.ll
…
vec_shuffle_p8vector.ll
…
vec_shuffle.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
vec_sldwi.ll
…
vec_splat_constant.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
vec_splat.ll
…
vec_sqrt.ll
…
vec_urem_const.ll
…
vec_veqv_vnand_vorc.ll
…
vec_vrsave.ll
…
vec_xxpermdi.ll
…
vec_zero.ll
…
vec-abi-align.ll
…
vec-asm-disabled.ll
[PowerPC] Support constraint 'wi' in asm
2018-11-01 02:35:17 +00:00
vec-itofp.ll
[Power9] Enable the Out-of-Order scheduling model for P9 hw
2019-01-03 05:04:18 +00:00
vec-trunc.ll
[PowerPC] Avoid scalarization of vector truncate
2019-02-11 17:29:14 +00:00
vector-identity-shuffle.ll
…
vector-merge-store-fp-constants.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
vector.ll
…
vperm-instcombine.ll
…
vperm-lowering.ll
…
vrspill.ll
…
vsel-prom.ll
[PowerPC] Fix assert from machine verify pass that missing undef register flag
2018-12-07 05:25:16 +00:00
vselect-constants.ll
[PowerPC] Replace the Post RA List Scheduler with the Machine Scheduler
2018-07-04 18:54:25 +00:00
vsx_builtins.ll
[Power9] Add support for stxvw4x.be and stxvd2x.be intrinsics
2018-11-05 17:31:26 +00:00
vsx_insert_extract_le.ll
[Power9] Enable the Out-of-Order scheduling model for P9 hw
2019-01-03 05:04:18 +00:00
vsx_scalar_ld_st.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
vsx_shuffle_le.ll
…
vsx-args.ll
…
VSX-DForm-Scalars.ll
…
vsx-div.ll
…
vsx-elementary-arith.ll
…
vsx-fma-m.ll
…
vsx-fma-mutate-trivial-copy.ll
…
vsx-fma-mutate-undef.ll
[PowerPC] Fix assert from machine verify pass that missing undef register flag
2018-12-07 05:25:16 +00:00
vsx-fma-sp.ll
…
vsx-infl-copy1.ll
…
vsx-infl-copy2.ll
…
vsx-ldst-builtin-le.ll
…
vsx-ldst.ll
…
vsx-minmax.ll
…
vsx-p8.ll
…
vsx-p9.ll
[Power9] Enable the Out-of-Order scheduling model for P9 hw
2019-01-03 05:04:18 +00:00
vsx-partword-int-loads-and-stores.ll
…
vsx-recip-est.ll
…
vsx-self-copy.ll
Recommit "[PowerPC] Fix assert from machine verify pass that unmatched register class about fcmp selection in fast-isel"
2019-01-10 06:20:14 +00:00
vsx-spill-norwstore.ll
…
vsx-spill.ll
[Power9] Enable the Out-of-Order scheduling model for P9 hw
2019-01-03 05:04:18 +00:00
vsx-vec-spill.ll
…
vsx-word-splats.ll
…
VSX-XForm-Scalars.ll
[Power9] Enable the Out-of-Order scheduling model for P9 hw
2019-01-03 05:04:18 +00:00
vsx.ll
[PowerPC] Complete the custom legalization of vector int to fp conversion
2018-12-29 13:40:48 +00:00
vsxD-Form-spills.ll
[PowerPC] Replace the Post RA List Scheduler with the Machine Scheduler
2018-07-04 18:54:25 +00:00
vtable-reloc.ll
…
weak_def_can_be_hidden.ll
[PPC] Remove Darwin support from POWER backend.
2018-08-28 01:18:29 +00:00
xray-attribute-instrumentation.ll
…
xray-conditional-return.ll
…
xray-ret-is-terminator.ll
[PowerPC] Fix assert from machine verify pass that missing undef register flag
2018-12-07 05:25:16 +00:00
xray-tail-call-hidden.ll
…
xray-tail-call-sled.ll
[PowerPC] Make no-PIC default to match GCC - LLVM
2018-12-04 20:14:57 +00:00
xvcmpeqdp-v2f64.ll
[PowerPC] Fix assert from machine verify pass that missing undef register flag
2018-12-07 05:25:16 +00:00
xxleqv_xxlnand_xxlorc.ll
…
zero-not-run.ll
…
zext-and-cmp.ll
[PowerPC] Relax the checking on AND/AND8 in isSignOrZeroExtended.
2017-11-29 04:09:29 +00:00
zext-bitperm.ll
[PowerPC] support ZERO_EXTEND in tryBitPermutation
2017-10-02 09:24:00 +00:00
zext-free.ll
…