wangpc af0ecfccae [RISCV] Generate pseudo instruction li ...

Add an alias of `addi [x], zero, imm` to generate pseudo
instruction li, which makes assembly mush more readable.
For existed tests, users can update them by running script
`llvm/utils/update_llc_test_checks.py`.

Reviewed By: asb

Differential Revision: https://reviews.llvm.org/D112692

2021-11-22 14:01:37 +08:00

1.5 KiB

Raw Blame History

View Raw