Matt Arsenault 57b5966dad DAG: Handle odd vector sizes in calling conv splitting ...

This already worked if only one register piece was used,
but didn't if a type was split into multiple, unequal
sized pieces.

Fixes not splitting 3i16/v3f16 into two registers for
AMDGPU.

This will also allow fixing the ABI for 16-bit vectors
in a future commit so that it's the same for all subtargets.

llvm-svn: 341801

2018-09-10 11:49:23 +00:00

30 KiB

Raw Blame History

View Raw