Qiu Chaofan d4d0b5eaab Fix MIR failure after b922a362

2023-09-08 16:33:45 +08:00

..

AArch64

[GlobalISel] Add constant-folding of FP binops to combiner. (#65230)

2023-09-07 19:33:35 +03:00

AMDGPU

AMDGPU: Scratch instructions are trivially disjoint from SMEM and buffer instructions (#65287)

2023-09-08 07:43:36 +02:00

ARC

…

ARM

[ARM] Change CRC predicate to just HasCRC

2023-09-08 09:02:15 +01:00

AVR

…

BPF

Revert "[Verifier] Sanity check alloca size against DILocalVariable fragment size"

2023-08-28 09:44:51 +02:00

CSKY

…

DirectX

[DirectX backend] avoid generate redundant bitcast in DXILPrepareModule (#65163)

2023-09-01 20:08:39 -04:00

Generic

[llvm][AArch64] Disable BigByval with expensive checks

2023-08-31 10:15:45 +00:00

Hexagon

[CGP] Remove dead PHI nodes before elimination of mostly empty blocks

2023-08-29 04:35:06 +00:00

Inputs

…

Lanai

…

LoongArch

[LoongArch] Optimize (and (a & ~((2^^X - 1) << Y)) to (bstrins a, zero, X+Y-1, Y)

2023-08-28 08:36:54 +08:00

M68k

…

Mips

…

MIR

…

MLRegAlloc

RegAlloc: Rename MLRegalloc* files to use consistent captalization

2023-09-03 09:00:27 -04:00

MSP430

…

NVPTX

[NVPTX] Make i16x2 a native type and add supported vec instructions (#65432)

2023-09-06 21:59:13 -07:00

PowerPC

Fix MIR failure after b922a362

2023-09-08 16:33:45 +08:00

RISCV

[RISCV] Lower constant build_vectors with few non-sign bits via vsext (#65648)

2023-09-07 16:01:16 -07:00

SPARC

…

SPIRV

…

SystemZ

…

Thumb

…

Thumb2

[ARM] Fix prologue/epilogue for pacbti-m leaf functions

2023-09-04 13:46:01 +01:00

VE

…

WebAssembly

[SDAG] Add SimplifyDemandedBits support for ISD::SPLAT_VECTOR

2023-08-28 10:35:56 +01:00

WinCFGuard

…

WinEH

…

X86

[X86] Do not directly fold for VINSERTPS (#65718)

2023-09-08 15:35:44 +08:00

XCore

…