7a98f084c4
Currently, the custom SGPR spill lowering pass spills SGPRs into physical VGPR lanes and the remaining VGPRs are used by regalloc for vector regclass allocation. This imposes many restrictions that we ended up with unsuccessful SGPR spilling when there won't be enough VGPRs and we are forced to spill the leftover into memory during PEI. The custom spill handling during PEI has many edge cases and often breaks the compiler time to time. This patch implements spilling SGPRs into virtual VGPR lanes. Since we now split the register allocation for SGPRs and VGPRs, the virtual registers introduced for the spill lanes would get allocated automatically in the subsequent regalloc invocation for VGPRs. Spill to virtual registers will always be successful, even in the high-pressure situations, and hence it avoids most of the edge cases during PEI. We are now left with only the custom SGPR spills during PEI for special registers like the frame pointer which is an unproblematic case. Differential Revision: https://reviews.llvm.org/D124196
58 lines
2.3 KiB
LLVM
58 lines
2.3 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc -global-isel -mtriple=amdgcn-amd-amdhsa -mcpu=gfx900 -verify-machineinstrs -o - %s | FileCheck %s
|
|
|
|
declare hidden ptr addrspace(1) @ext(ptr addrspace(1))
|
|
|
|
define ptr addrspace(1) @call_assert_align() {
|
|
; CHECK-LABEL: call_assert_align:
|
|
; CHECK: ; %bb.0: ; %entry
|
|
; CHECK-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
|
|
; CHECK-NEXT: s_mov_b32 s16, s33
|
|
; CHECK-NEXT: s_mov_b32 s33, s32
|
|
; CHECK-NEXT: s_or_saveexec_b64 s[18:19], -1
|
|
; CHECK-NEXT: buffer_store_dword v40, off, s[0:3], s33 ; 4-byte Folded Spill
|
|
; CHECK-NEXT: s_mov_b64 exec, s[18:19]
|
|
; CHECK-NEXT: v_writelane_b32 v40, s16, 2
|
|
; CHECK-NEXT: s_addk_i32 s32, 0x400
|
|
; CHECK-NEXT: v_writelane_b32 v40, s30, 0
|
|
; CHECK-NEXT: v_mov_b32_e32 v0, 0
|
|
; CHECK-NEXT: v_mov_b32_e32 v1, 0
|
|
; CHECK-NEXT: v_writelane_b32 v40, s31, 1
|
|
; CHECK-NEXT: s_getpc_b64 s[16:17]
|
|
; CHECK-NEXT: s_add_u32 s16, s16, ext@rel32@lo+4
|
|
; CHECK-NEXT: s_addc_u32 s17, s17, ext@rel32@hi+12
|
|
; CHECK-NEXT: s_swappc_b64 s[30:31], s[16:17]
|
|
; CHECK-NEXT: v_mov_b32_e32 v2, 0
|
|
; CHECK-NEXT: global_store_dword v[0:1], v2, off
|
|
; CHECK-NEXT: s_waitcnt vmcnt(0)
|
|
; CHECK-NEXT: v_readlane_b32 s31, v40, 1
|
|
; CHECK-NEXT: v_readlane_b32 s30, v40, 0
|
|
; CHECK-NEXT: v_readlane_b32 s4, v40, 2
|
|
; CHECK-NEXT: s_or_saveexec_b64 s[6:7], -1
|
|
; CHECK-NEXT: buffer_load_dword v40, off, s[0:3], s33 ; 4-byte Folded Reload
|
|
; CHECK-NEXT: s_mov_b64 exec, s[6:7]
|
|
; CHECK-NEXT: s_addk_i32 s32, 0xfc00
|
|
; CHECK-NEXT: s_mov_b32 s33, s4
|
|
; CHECK-NEXT: s_waitcnt vmcnt(0)
|
|
; CHECK-NEXT: s_setpc_b64 s[30:31]
|
|
entry:
|
|
%call = call align 4 ptr addrspace(1) @ext(ptr addrspace(1) null)
|
|
store volatile i32 0, ptr addrspace(1) %call
|
|
ret ptr addrspace(1) %call
|
|
}
|
|
|
|
define ptr addrspace(1) @tail_call_assert_align() {
|
|
; CHECK-LABEL: tail_call_assert_align:
|
|
; CHECK: ; %bb.0: ; %entry
|
|
; CHECK-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
|
|
; CHECK-NEXT: v_mov_b32_e32 v0, 0
|
|
; CHECK-NEXT: v_mov_b32_e32 v1, 0
|
|
; CHECK-NEXT: s_getpc_b64 s[16:17]
|
|
; CHECK-NEXT: s_add_u32 s16, s16, ext@rel32@lo+4
|
|
; CHECK-NEXT: s_addc_u32 s17, s17, ext@rel32@hi+12
|
|
; CHECK-NEXT: s_setpc_b64 s[16:17]
|
|
entry:
|
|
%call = tail call align 4 ptr addrspace(1) @ext(ptr addrspace(1) null)
|
|
ret ptr addrspace(1) %call
|
|
}
|