Austin Kerbow e75f586b81 [AMDGPU] Relax lds dma waitcnt with no aliasing pair (#131842) ...

If we cannot find any lds DMA instruction that is aliased by some load
from lds, we will still insert vmcnt(0). This is overly cautious since
handling inter-thread dependences is normally managed by the memory
model instead of the waitcnt pass, so this change updates the behavior
to be more inline with how other types of memory events are handled.

2025-03-24 10:38:47 -07:00

101 KiB

Raw Blame History

View Raw