158d72d728
Set the writable and dead_on_unwind attributes for sret arguments. These indicate that the argument points to writable memory (and it's legal to introduce spurious writes to it on entry to the function) and that the argument memory will not be used if the call unwinds. This enables additional MemCpyOpt/DSE/LICM optimizations.
146 lines
5.0 KiB
C
146 lines
5.0 KiB
C
// RUN: %clang_cc1 -triple s390x-linux-gnu -O2 -emit-llvm -o - %s | FileCheck %s
|
|
|
|
unsigned int gi;
|
|
unsigned long gl;
|
|
|
|
void test_store_m(unsigned int i) {
|
|
asm("st %1, %0" : "=m" (gi) : "r" (i));
|
|
// CHECK-LABEL: define{{.*}} void @test_store_m(i32 noundef zeroext %i)
|
|
// CHECK: call void asm "st $1, $0", "=*m,r"(ptr nonnull elementtype(i32) @gi, i32 %i)
|
|
}
|
|
|
|
void test_store_Q(unsigned int i) {
|
|
asm("st %1, %0" : "=Q" (gi) : "r" (i));
|
|
// CHECK-LABEL: define{{.*}} void @test_store_Q(i32 noundef zeroext %i)
|
|
// CHECK: call void asm "st $1, $0", "=*Q,r"(ptr nonnull elementtype(i32) @gi, i32 %i)
|
|
}
|
|
|
|
void test_store_R(unsigned int i) {
|
|
asm("st %1, %0" : "=R" (gi) : "r" (i));
|
|
// CHECK-LABEL: define{{.*}} void @test_store_R(i32 noundef zeroext %i)
|
|
// CHECK: call void asm "st $1, $0", "=*R,r"(ptr nonnull elementtype(i32) @gi, i32 %i)
|
|
}
|
|
|
|
void test_store_S(unsigned int i) {
|
|
asm("st %1, %0" : "=S" (gi) : "r" (i));
|
|
// CHECK-LABEL: define{{.*}} void @test_store_S(i32 noundef zeroext %i)
|
|
// CHECK: call void asm "st $1, $0", "=*S,r"(ptr nonnull elementtype(i32) @gi, i32 %i)
|
|
}
|
|
|
|
void test_store_T(unsigned int i) {
|
|
asm("st %1, %0" : "=T" (gi) : "r" (i));
|
|
// CHECK-LABEL: define{{.*}} void @test_store_T(i32 noundef zeroext %i)
|
|
// CHECK: call void asm "st $1, $0", "=*T,r"(ptr nonnull elementtype(i32) @gi, i32 %i)
|
|
}
|
|
|
|
int test_load_m(void) {
|
|
unsigned int i;
|
|
asm("l %0, %1" : "=r" (i) : "m" (gi));
|
|
return i;
|
|
// CHECK-LABEL: define{{.*}} signext i32 @test_load_m()
|
|
// CHECK: call i32 asm "l $0, $1", "=r,*m"(ptr nonnull elementtype(i32) @gi)
|
|
}
|
|
|
|
int test_load_Q(void) {
|
|
unsigned int i;
|
|
asm("l %0, %1" : "=r" (i) : "Q" (gi));
|
|
return i;
|
|
// CHECK-LABEL: define{{.*}} signext i32 @test_load_Q()
|
|
// CHECK: call i32 asm "l $0, $1", "=r,*Q"(ptr nonnull elementtype(i32) @gi)
|
|
}
|
|
|
|
int test_load_R(void) {
|
|
unsigned int i;
|
|
asm("l %0, %1" : "=r" (i) : "R" (gi));
|
|
return i;
|
|
// CHECK-LABEL: define{{.*}} signext i32 @test_load_R()
|
|
// CHECK: call i32 asm "l $0, $1", "=r,*R"(ptr nonnull elementtype(i32) @gi)
|
|
}
|
|
|
|
int test_load_S(void) {
|
|
unsigned int i;
|
|
asm("l %0, %1" : "=r" (i) : "S" (gi));
|
|
return i;
|
|
// CHECK-LABEL: define{{.*}} signext i32 @test_load_S()
|
|
// CHECK: call i32 asm "l $0, $1", "=r,*S"(ptr nonnull elementtype(i32) @gi)
|
|
}
|
|
|
|
int test_load_T(void) {
|
|
unsigned int i;
|
|
asm("l %0, %1" : "=r" (i) : "T" (gi));
|
|
return i;
|
|
// CHECK-LABEL: define{{.*}} signext i32 @test_load_T()
|
|
// CHECK: call i32 asm "l $0, $1", "=r,*T"(ptr nonnull elementtype(i32) @gi)
|
|
}
|
|
|
|
void test_mI(unsigned char *c) {
|
|
asm volatile("cli %0, %1" :: "Q" (*c), "I" (100));
|
|
// CHECK-LABEL: define{{.*}} void @test_mI(ptr noundef %c)
|
|
// CHECK: call void asm sideeffect "cli $0, $1", "*Q,I"(ptr elementtype(i8) %c, i32 100)
|
|
}
|
|
|
|
unsigned int test_dJa(unsigned int i, unsigned int j) {
|
|
asm("sll %0, %2(%3)" : "=d" (i) : "0" (i), "J" (1000), "a" (j));
|
|
return i;
|
|
// CHECK-LABEL: define{{.*}} zeroext i32 @test_dJa(i32 noundef zeroext %i, i32 noundef zeroext %j)
|
|
// CHECK: call i32 asm "sll $0, $2($3)", "=d,0,J,a"(i32 %i, i32 1000, i32 %j)
|
|
}
|
|
|
|
unsigned long test_rK(unsigned long i) {
|
|
asm("aghi %0, %2" : "=r" (i) : "0" (i), "K" (-30000));
|
|
return i;
|
|
// CHECK-LABEL: define{{.*}} i64 @test_rK(i64 noundef %i)
|
|
// CHECK: call i64 asm "aghi $0, $2", "=r,0,K"(i64 %i, i32 -30000)
|
|
}
|
|
|
|
unsigned long test_rL(unsigned long i) {
|
|
asm("sllg %0, %1, %2" : "=r" (i) : "r" (i), "L" (500000));
|
|
return i;
|
|
// CHECK-LABEL: define{{.*}} i64 @test_rL(i64 noundef %i)
|
|
// CHECK: call i64 asm "sllg $0, $1, $2", "=r,r,L"(i64 %i, i32 500000)
|
|
}
|
|
|
|
void test_M(void) {
|
|
asm volatile("#FOO %0" :: "M"(0x7fffffff));
|
|
// CHECK-LABEL: define{{.*}} void @test_M()
|
|
// CHECK: call void asm sideeffect "#FOO $0", "M"(i32 2147483647)
|
|
}
|
|
|
|
float test_f32(float f, float g) {
|
|
asm("aebr %0, %2" : "=f" (f) : "0" (f), "f" (g));
|
|
return f;
|
|
// CHECK-LABEL: define{{.*}} float @test_f32(float noundef %f, float noundef %g)
|
|
// CHECK: call float asm "aebr $0, $2", "=f,0,f"(float %f, float %g)
|
|
}
|
|
|
|
double test_f64(double f, double g) {
|
|
asm("adbr %0, %2" : "=f" (f) : "0" (f), "f" (g));
|
|
return f;
|
|
// CHECK-LABEL: define{{.*}} double @test_f64(double noundef %f, double noundef %g)
|
|
// CHECK: call double asm "adbr $0, $2", "=f,0,f"(double %f, double %g)
|
|
}
|
|
|
|
long double test_f128(long double f, long double g) {
|
|
asm("axbr %0, %2" : "=f" (f) : "0" (f), "f" (g));
|
|
return f;
|
|
// CHECK: define{{.*}} void @test_f128(ptr dead_on_unwind noalias nocapture writable writeonly sret(fp128) align 8 [[DEST:%.*]], ptr nocapture noundef readonly %0, ptr nocapture noundef readonly %1)
|
|
// CHECK: %f = load fp128, ptr %0
|
|
// CHECK: %g = load fp128, ptr %1
|
|
// CHECK: [[RESULT:%.*]] = tail call fp128 asm "axbr $0, $2", "=f,0,f"(fp128 %f, fp128 %g)
|
|
// CHECK: store fp128 [[RESULT]], ptr [[DEST]]
|
|
}
|
|
|
|
// Test that there are no tied physreg uses. TwoAddress pass cannot deal with them.
|
|
int test_physregs(void) {
|
|
// CHECK-LABEL: define{{.*}} signext i32 @test_physregs()
|
|
register int l __asm__("r7") = 0;
|
|
|
|
// CHECK: call i32 asm "lr $0, $1", "={r7},{r7}"
|
|
__asm__("lr %0, %1" : "+r"(l));
|
|
|
|
// CHECK: call i32 asm "$0 $1 $2", "={r7},{r7},{r7}"
|
|
__asm__("%0 %1 %2" : "+r"(l) : "r"(l));
|
|
|
|
return l;
|
|
}
|