da591d390e
Previously, tblgen would reject patterns where one of its nested instructions produced more than one result. These arise when the instruction definition contains 'outs' as well as 'Defs'. This patch fixes that by always taking the first result, which is how these situations are handled in SelectionIDAG. Original patch: https://reviews.llvm.org/D86617 Continued as: https://github.com/llvm/llvm-project/pull/81130
246 lines
6.9 KiB
YAML
246 lines
6.9 KiB
YAML
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
|
|
# RUN: llc -mtriple=amdgcn -run-pass=instruction-select -verify-machineinstrs -global-isel %s -o - | FileCheck %s -check-prefixes=GCN
|
|
|
|
---
|
|
|
|
name: sext_sgpr_s1_to_sgpr_s16
|
|
legalized: true
|
|
regBankSelected: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $sgpr0
|
|
|
|
; GCN-LABEL: name: sext_sgpr_s1_to_sgpr_s16
|
|
; GCN: liveins: $sgpr0
|
|
; GCN-NEXT: {{ $}}
|
|
; GCN-NEXT: [[COPY:%[0-9]+]]:sreg_32 = COPY $sgpr0
|
|
; GCN-NEXT: [[S_BFE_I32_:%[0-9]+]]:sreg_32 = S_BFE_I32 [[COPY]], 65536, implicit-def $scc
|
|
; GCN-NEXT: [[S_MOV_B32_:%[0-9]+]]:sreg_32 = S_MOV_B32 65535
|
|
; GCN-NEXT: [[S_AND_B32_:%[0-9]+]]:sreg_32 = S_AND_B32 [[S_MOV_B32_]], [[S_BFE_I32_]], implicit-def dead $scc
|
|
; GCN-NEXT: $sgpr0 = COPY [[S_AND_B32_]]
|
|
%0:sgpr(s32) = COPY $sgpr0
|
|
%1:sgpr(s1) = G_TRUNC %0
|
|
%2:sgpr(s16) = G_SEXT %1
|
|
%3:sgpr(s32) = G_ZEXT %2
|
|
$sgpr0 = COPY %3
|
|
...
|
|
|
|
---
|
|
|
|
name: sext_sgpr_s1_to_sgpr_s32
|
|
legalized: true
|
|
regBankSelected: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $sgpr0
|
|
|
|
; GCN-LABEL: name: sext_sgpr_s1_to_sgpr_s32
|
|
; GCN: liveins: $sgpr0
|
|
; GCN-NEXT: {{ $}}
|
|
; GCN-NEXT: [[COPY:%[0-9]+]]:sreg_32 = COPY $sgpr0
|
|
; GCN-NEXT: [[S_BFE_I32_:%[0-9]+]]:sreg_32 = S_BFE_I32 [[COPY]], 65536, implicit-def $scc
|
|
; GCN-NEXT: $sgpr0 = COPY [[S_BFE_I32_]]
|
|
%0:sgpr(s32) = COPY $sgpr0
|
|
%1:sgpr(s1) = G_TRUNC %0
|
|
%2:sgpr(s32) = G_SEXT %1
|
|
$sgpr0 = COPY %2
|
|
...
|
|
|
|
---
|
|
|
|
name: sext_sgpr_s1_to_sgpr_s64
|
|
legalized: true
|
|
regBankSelected: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $sgpr0
|
|
|
|
; GCN-LABEL: name: sext_sgpr_s1_to_sgpr_s64
|
|
; GCN: liveins: $sgpr0
|
|
; GCN-NEXT: {{ $}}
|
|
; GCN-NEXT: [[COPY:%[0-9]+]]:sreg_32 = COPY $sgpr0
|
|
; GCN-NEXT: [[DEF:%[0-9]+]]:sreg_32 = IMPLICIT_DEF
|
|
; GCN-NEXT: [[REG_SEQUENCE:%[0-9]+]]:sreg_64 = REG_SEQUENCE [[COPY]], %subreg.sub0, [[DEF]], %subreg.sub1
|
|
; GCN-NEXT: [[S_BFE_I64_:%[0-9]+]]:sreg_64 = S_BFE_I64 [[REG_SEQUENCE]], 65536, implicit-def $scc
|
|
; GCN-NEXT: $sgpr0_sgpr1 = COPY [[S_BFE_I64_]]
|
|
%0:sgpr(s32) = COPY $sgpr0
|
|
%1:sgpr(s1) = G_TRUNC %0
|
|
%2:sgpr(s64) = G_SEXT %1
|
|
$sgpr0_sgpr1 = COPY %2
|
|
...
|
|
|
|
---
|
|
|
|
name: sext_sgpr_s16_to_sgpr_s32
|
|
legalized: true
|
|
regBankSelected: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $sgpr0
|
|
|
|
; GCN-LABEL: name: sext_sgpr_s16_to_sgpr_s32
|
|
; GCN: liveins: $sgpr0
|
|
; GCN-NEXT: {{ $}}
|
|
; GCN-NEXT: [[COPY:%[0-9]+]]:sreg_32 = COPY $sgpr0
|
|
; GCN-NEXT: [[S_SEXT_I32_I16_:%[0-9]+]]:sreg_32 = S_SEXT_I32_I16 [[COPY]]
|
|
; GCN-NEXT: $sgpr0 = COPY [[S_SEXT_I32_I16_]]
|
|
%0:sgpr(s32) = COPY $sgpr0
|
|
%1:sgpr(s16) = G_TRUNC %0
|
|
%2:sgpr(s32) = G_SEXT %1
|
|
$sgpr0 = COPY %2
|
|
|
|
...
|
|
|
|
---
|
|
|
|
name: sext_sgpr_s16_to_sgpr_s64
|
|
legalized: true
|
|
regBankSelected: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $sgpr0
|
|
|
|
; GCN-LABEL: name: sext_sgpr_s16_to_sgpr_s64
|
|
; GCN: liveins: $sgpr0
|
|
; GCN-NEXT: {{ $}}
|
|
; GCN-NEXT: [[COPY:%[0-9]+]]:sreg_32 = COPY $sgpr0
|
|
; GCN-NEXT: [[S_MOV_B32_:%[0-9]+]]:sreg_32 = S_MOV_B32 31
|
|
; GCN-NEXT: [[S_SEXT_I32_I16_:%[0-9]+]]:sreg_32 = S_SEXT_I32_I16 [[COPY]]
|
|
; GCN-NEXT: [[S_ASHR_I32_:%[0-9]+]]:sreg_32 = S_ASHR_I32 [[S_SEXT_I32_I16_]], [[S_MOV_B32_]], implicit-def dead $scc
|
|
; GCN-NEXT: [[COPY1:%[0-9]+]]:sreg_32_xm0 = COPY [[S_ASHR_I32_]]
|
|
; GCN-NEXT: [[S_SEXT_I32_I16_1:%[0-9]+]]:sreg_32_xexec_hi_and_sreg_32_xm0 = S_SEXT_I32_I16 [[COPY]]
|
|
; GCN-NEXT: [[REG_SEQUENCE:%[0-9]+]]:sreg_64 = REG_SEQUENCE [[S_SEXT_I32_I16_1]], %subreg.sub0, [[COPY1]], %subreg.sub1
|
|
; GCN-NEXT: $sgpr0_sgpr1 = COPY [[REG_SEQUENCE]]
|
|
%0:sgpr(s32) = COPY $sgpr0
|
|
%1:sgpr(s16) = G_TRUNC %0
|
|
%2:sgpr(s64) = G_SEXT %1
|
|
$sgpr0_sgpr1 = COPY %2
|
|
|
|
...
|
|
|
|
---
|
|
|
|
name: sext_sgpr_s32_to_sgpr_s64
|
|
legalized: true
|
|
regBankSelected: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $sgpr0
|
|
|
|
; GCN-LABEL: name: sext_sgpr_s32_to_sgpr_s64
|
|
; GCN: liveins: $sgpr0
|
|
; GCN-NEXT: {{ $}}
|
|
; GCN-NEXT: [[COPY:%[0-9]+]]:sreg_32_xexec_hi_and_sreg_32_xm0 = COPY $sgpr0
|
|
; GCN-NEXT: [[S_ASHR_I32_:%[0-9]+]]:sreg_32 = S_ASHR_I32 [[COPY]], 31, implicit-def dead $scc
|
|
; GCN-NEXT: [[COPY1:%[0-9]+]]:sreg_32_xm0 = COPY [[S_ASHR_I32_]]
|
|
; GCN-NEXT: [[REG_SEQUENCE:%[0-9]+]]:sreg_64 = REG_SEQUENCE [[COPY]], %subreg.sub0, [[COPY1]], %subreg.sub1
|
|
; GCN-NEXT: $sgpr0_sgpr1 = COPY [[REG_SEQUENCE]]
|
|
%0:sgpr(s32) = COPY $sgpr0
|
|
%1:sgpr(s64) = G_SEXT %0
|
|
$sgpr0_sgpr1 = COPY %1
|
|
|
|
...
|
|
|
|
# ---
|
|
|
|
# name: sext_vcc_s1_to_vgpr_s32
|
|
# legalized: true
|
|
# regBankSelected: true
|
|
# body: |
|
|
# bb.0:
|
|
# liveins: $vgpr0
|
|
|
|
# %0:vgpr(s32) = COPY $vgpr0
|
|
# %1:vcc(s1) = G_ICMP intpred(eq), %0, %0
|
|
# %2:vgpr(s32) = G_SEXT %1
|
|
# $vgpr0 = COPY %2
|
|
# ...
|
|
|
|
---
|
|
|
|
name: sext_vgpr_s1_to_vgpr_s16
|
|
legalized: true
|
|
regBankSelected: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $vgpr0
|
|
|
|
; GCN-LABEL: name: sext_vgpr_s1_to_vgpr_s16
|
|
; GCN: liveins: $vgpr0
|
|
; GCN-NEXT: {{ $}}
|
|
; GCN-NEXT: [[COPY:%[0-9]+]]:vgpr_32 = COPY $vgpr0
|
|
; GCN-NEXT: [[V_BFE_I32_e64_:%[0-9]+]]:vgpr_32 = V_BFE_I32_e64 [[COPY]], 0, 1, implicit $exec
|
|
; GCN-NEXT: [[S_MOV_B32_:%[0-9]+]]:sreg_32 = S_MOV_B32 65535
|
|
; GCN-NEXT: [[V_AND_B32_e64_:%[0-9]+]]:vgpr_32 = V_AND_B32_e64 [[S_MOV_B32_]], [[V_BFE_I32_e64_]], implicit $exec
|
|
; GCN-NEXT: $vgpr0 = COPY [[V_AND_B32_e64_]]
|
|
%0:vgpr(s32) = COPY $vgpr0
|
|
%1:vgpr(s1) = G_TRUNC %0
|
|
%2:vgpr(s16) = G_SEXT %1
|
|
%3:vgpr(s32) = G_ZEXT %2
|
|
$vgpr0 = COPY %3
|
|
...
|
|
|
|
---
|
|
|
|
name: sext_vgpr_s1_to_vgpr_s32
|
|
legalized: true
|
|
regBankSelected: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $vgpr0
|
|
|
|
; GCN-LABEL: name: sext_vgpr_s1_to_vgpr_s32
|
|
; GCN: liveins: $vgpr0
|
|
; GCN-NEXT: {{ $}}
|
|
; GCN-NEXT: [[COPY:%[0-9]+]]:vgpr_32 = COPY $vgpr0
|
|
; GCN-NEXT: [[V_BFE_I32_e64_:%[0-9]+]]:vgpr_32 = V_BFE_I32_e64 [[COPY]], 0, 1, implicit $exec
|
|
; GCN-NEXT: $vgpr0 = COPY [[V_BFE_I32_e64_]]
|
|
%0:vgpr(s32) = COPY $vgpr0
|
|
%1:vgpr(s1) = G_TRUNC %0
|
|
%2:vgpr(s32) = G_SEXT %1
|
|
$vgpr0 = COPY %2
|
|
...
|
|
|
|
---
|
|
|
|
name: sext_vgpr_s16_to_vgpr_s32
|
|
legalized: true
|
|
regBankSelected: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $vgpr0
|
|
|
|
; GCN-LABEL: name: sext_vgpr_s16_to_vgpr_s32
|
|
; GCN: liveins: $vgpr0
|
|
; GCN-NEXT: {{ $}}
|
|
; GCN-NEXT: [[COPY:%[0-9]+]]:vgpr_32 = COPY $vgpr0
|
|
; GCN-NEXT: [[V_BFE_I32_e64_:%[0-9]+]]:vgpr_32 = V_BFE_I32_e64 [[COPY]], 0, 16, implicit $exec
|
|
; GCN-NEXT: $vgpr0 = COPY [[V_BFE_I32_e64_]]
|
|
%0:vgpr(s32) = COPY $vgpr0
|
|
%1:vgpr(s16) = G_TRUNC %0
|
|
%2:vgpr(s32) = G_SEXT %1
|
|
$vgpr0 = COPY %2
|
|
|
|
...
|
|
|
|
---
|
|
|
|
name: sext_sgpr_reg_class_s1_to_sgpr_s32
|
|
legalized: true
|
|
regBankSelected: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $sgpr0
|
|
|
|
; GCN-LABEL: name: sext_sgpr_reg_class_s1_to_sgpr_s32
|
|
; GCN: liveins: $sgpr0
|
|
; GCN-NEXT: {{ $}}
|
|
; GCN-NEXT: [[COPY:%[0-9]+]]:sreg_32 = COPY $sgpr0
|
|
; GCN-NEXT: [[S_BFE_I32_:%[0-9]+]]:sreg_32 = S_BFE_I32 [[COPY]], 65536, implicit-def $scc
|
|
; GCN-NEXT: $sgpr0 = COPY [[S_BFE_I32_]]
|
|
%0:sgpr(s32) = COPY $sgpr0
|
|
%1:sreg_32(s1) = G_TRUNC %0
|
|
%2:sgpr(s32) = G_SEXT %1
|
|
$sgpr0 = COPY %2
|
|
...
|